Characterization of trap states at silicon-on-insulator (SOI)/buried oxide (BOX) interface by back gate transconductance characteristics in SOI MOSFETs

被引：0
|
作者：
机构：
[1] Nakajima, Yoshikata
[2] Tomita, Hideki
[3] Aoto, Kenichi
[4] Ito, Nobuhiro
[5] Hanajiri, Tatsuro
[6] Toyabe, Toru
[7] Morikawa, Takitaro
[8] Sugano, Takuo
来源：
Nakajima, Y. (dl0200010@toyonet.toyo.ac.jp) | 2004年 / Japan Society of Applied Physics卷 / 42期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
23
引用
收藏
相关论文
共 50 条
  • [41] MEASUREMENT OF I-V CURVES OF SILICON-ON-INSULATOR (SOI) MOSFETS WITHOUT SELF-HEATING
    JENKINS, KA
    SUN, JYC
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (04) : 145 - 147
  • [42] Reliability of the doping concentration in an ultra-thin body and buried oxide silicon on insulator (SOI) and comparison with a partially depleted SOI
    Chang, Wen-Teng
    Lai, Chun-Ming
    Yeh, Wen-Kuan
    MICROELECTRONICS RELIABILITY, 2014, 54 (02) : 485 - 489
  • [43] Channel Current Enhancement by Back-Gate Biasing in Ultrathin SOI-MOSFETs with Thin BOX
    Ohata, A.
    Bae, Y.
    Fenouillet-Beranger, C.
    Cristoloveanu, S.
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [44] DESIGN AND CHARACTERIZATION OF MULTIPLE COUPLED MICRORING BASED WAVELENGTH DEMULTIPLEXER IN SILICON-ON-INSULATOR (SOI)
    Hazura, Haroon
    Shaari, Sahbudin
    Menon, P. S.
    Mardiana, B.
    Hanim, A. R.
    Arsad, N.
    Majlis, B. Y.
    Mukhtar, W. M.
    Abdullah, Huda
    JOURNAL OF NONLINEAR OPTICAL PHYSICS & MATERIALS, 2012, 21 (01)
  • [45] Emulation of Double Gate Transistor in Ultra-Thin Body with Thin Buried Oxide SOI MOSFETs
    MdArshad, M. K.
    Hashim, U.
    2013 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM 2013), 2013, : 147 - 150
  • [46] The Characterization of InAlN/AlN/GaN HEMTs Using Silicon-on-Insulator (SOI) Substrate Technology
    Chiu, Hsien-Chin
    Peng, Li-Yi
    Wang, Hou-Yu
    Wang, Hsiang-Chun
    Kao, Hsuan-Ling
    Lee, G. -Y.
    Chyi, Jen-Inn
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2016, 163 (02) : H110 - H114
  • [47] Charge-to-breakdown characteristics of thin gate oxide and buried oxide on SIMOX SOI wafers
    Seo, JH
    Woo, JC
    Mendicino, M
    Vasudev, PK
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1997, 144 (01) : 375 - 378
  • [48] Impacts of Back Gate Bias Stressing on Device Characteristics for Extremely Thin SoI (ETSoI) MOSFETs
    Tang, Zhaoyun
    Tang, Bo
    Zhao, Lichuan
    Wang, Guilei
    Xu, Jing
    Xu, Yefeng
    Wang, Hongli
    Wang, Dahai
    Li, Junfeng
    Lin, Fujiang
    Yan, Jiang
    Zhao, Chao
    Ye, Tianchun
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 303 - 305
  • [49] DEEP-SUBMICROMETER CHANNEL DESIGN IN SILICON-ON-INSULATOR (SOI) MOSFETS (VOL 15, PG 183, 1994)
    SU, LT
    JACOBS, JB
    CHUNG, JE
    ANTONIADIS, DA
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (09) : 366 - 369
  • [50] Consideration of performance limitation of sub-100-nm double-gate silicon-on-insulator (SOI) metal-oxide-semiconductor field-effect transistors (MOSFETs)
    Yanagi, S
    Omura, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2002, 41 (10A): : L1096 - L1098
12345