Parallel Pipelined FFT Architecture for Real Valued Signals

被引：0

作者：

Suganya, V ^{[1
]}

Paramasivam, C. ^{[1
]}

机构：

[1] KS Rangasamy Coll Technol, Dept Elect & Commun Engn, Tiruchengode, India

来源：

PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET) | 2016年

关键词：

Multipath delay commutator (MDC); Fast Fourier Transform; real valued signals; radix-2(3); radix-2(4); Parallel; pipelining;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Most signal processing applications that uses real valued signals are designed and implemented using Fast Fourier algorithms. The imaginary parts of butterflies are scheduled in place of repeated operation for radix-2(3) and radix-2(4) butterfly structures to deal with the hybrid data path. Along with this scheduling technique folding methodology is used to reduce the redundant samples in the real valued signals. hardware complexity is reduced by using Multiple Delay Commutator (MDC) architecture for parallel samples. As a result of this butterfly structure, hardware complexity, area, power and delay is greatly reduced and the throughput is increased.

引用

页码：2146 / 2149

页数：4

共 50 条

[1] PARALLEL - PIPELINED RADIX-22 FFT ARCHITECTURE FOR REAL VALUED SIGNALS
Ayinala, Manohar
Parhi, Keshab K.
2010 CONFERENCE RECORD OF THE FORTY FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2010, : 1274 - 1278
[2] A Pipelined FFT Architecture for Real-Valued Signals
Garrido, Mario
Parhi, Keshab. K.
Grajal, J.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (12) : 2634 - 2643
[3] Parallel Pipelined FFT Architecture for Real Valued Signals using Radix-2
Mali, Shivaraja kumar
Lakkannavar, Manjunath C.
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1277 - 1281
[4] Energy efficient VLSI architecture of real-valued serial pipelined FFT
Hazarika, Jinti
Khan, Mohd. Tasleem
Ahamed, Shaik Rafi
Nemade, Harshal B.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (06): : 461 - 469
[5] An In-Place FFT Architecture for Real-Valued Signals
Ayinala, Manohar
Lao, Yingjie
Parhi, Keshab K.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (10) : 652 - 656
[6] A normal I/O order optimized dual-mode pipelined FFT architecture for processing real-valued signals and complex-valued signals
Chelliah, Antony Xavier Glittas Xavier
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 170
[7] A Pipelined Algorithm and Area-Efficient Architecture for Serial Real-Valued FFT
Fang, Hongji
Zhang, Bo
Yu, Feng
Zhao, Bei
Ma, Zhenguo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (11) : 4533 - 4537
[8] High Performance Multiplierless Serial Pipelined VLSI Architecture for Real-Valued FFT
Hazarika, Jinti
Khan, Mohd Tasleem
Ahamed, Shaik Rafi
Nemade, Harshal B.
2019 25TH NATIONAL CONFERENCE ON COMMUNICATIONS (NCC), 2019,
[9] Review on FFT Architecture for Real Valued Signals Using Radix 25 Algorithm
Naoghare, Ajinkya A.
Sakhare, Apeksha V.
2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,
[10] Two-parallel pipelined fast Fourier transform processors for real-valued signals
Glittas, Antony Xavier
Sellathurai, Mathini
Lakshminarayanan, G.
IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) : 330 - 336

← 1 2 3 4 5 →