A new method for the channel-length extraction in MOSFETs with sub-2-nm gate oxide

被引：11
|
作者：
Marin, M [1 ]
Deen, MJ
de Murcia, M
Llinares, P
Vildeuil, JC
机构：
[1] CNRS, Ctr Elect & Microoptoelect Montpellier, UMR CNRS, F-34095 Montpellier 5, France
[2] STMicroelectronics, F-38926 Crolles, France
[3] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
[4] CNRS, Ctr Elect Microoptoelect Montpellier, UMR, F-34095 Montpellier 5, France
来源：
IEEE ELECTRON DEVICE LETTERS | 2004年 / 25卷 / 04期
关键词：
channel-length extraction; channel-length reduction; gate tunneling current; thin oxide MOSFETs;
D O I：
10.1109/LED.2004.825157
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A simple method to extract the effective channel length in deep-submicrometer devices with sub-2-nm gate oxide thickness is presented. The method uses the measured gate current from accumulation to strong inversion. It is easy to implement fast, and accurate.
引用
收藏
页码：202 / 204
页数：3
相关论文
共 50 条
  • [41] A new method for characterization of gate overlap capacitances and effective channel size in MOSFETs
    Tomaszewski, Daniel
    Gluszko, Grzegorz
    Kucharski, Krzysztof
    Malesinska, Jolanta
    SOLID-STATE ELECTRONICS, 2019, 159 : 184 - 190
  • [42] New standby degradation mode in n-channel MOSFETs with thin gate oxide
    Tanaka, H
    Shinohara, H
    Uchida, H
    Ida, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B): : 1992 - 1995
  • [43] New standby degradation mode in n-channel MOSFETs with thin gate oxide
    Tanaka, Hiroyuki
    Shinohara, Hirofumi
    Uchida, Hidetsugu
    Ida, Jiro
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (5 B): : 1992 - 1995
  • [44] Bottom Contact 100 nm Channel-Length α-In2Se3 In-Plane Ferroelectric Memory
    Miao, Shurong
    Nitta, Ryosuke
    Izawa, Seiichiro
    Majima, Yutaka
    ADVANCED SCIENCE, 2023, 10 (29)
  • [45] Implementation of oxide vertical channel TFTs with sub-150 nm channel length using atomic-layer deposited IGZO active and HfO2 gate insulator
    Ryoo, Hyun-Joo
    Seong, Nak-Jin
    Choi, Kyu-Jeong
    Yoon, Sung-Min
    NANOTECHNOLOGY, 2021, 32 (25)
  • [46] Impact of Fowler-Nordheim and channel hot carrier stresses on MOSFETs with 2.2nm gate oxide
    Gerardin, S
    Cester, A
    Paccagnella, A
    Ghidini, G
    MICROELECTRONIC ENGINEERING, 2005, 80 : 178 - 181
  • [47] A new method for extracting the channel-length reduction and the gate-voltage-dependent series resistance of counter-implanted p-MOSFET's
    Wu, CM
    Wu, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (12) : 2193 - 2199
  • [48] An accurate gate length extraction method for sub-quarter micron MOSFET's
    Huang, CL
    Faricelli, JV
    Antoniadis, DA
    Khalil, NA
    Rios, RA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) : 958 - 964
  • [49] Ultrathin Strained-Ge Channel P-MOSFETs With High-K/Metal Gate and Sub-1-nm Equivalent Oxide Thickness
    Hashemi, Pouya
    Chern, Winston
    Lee, Hyung-Seok
    Teherani, James T.
    Zhu, Yu
    Gonsalvez, Jemima
    Shahidi, Ghavam G.
    Hoyt, Judy L.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (07) : 943 - 945
  • [50] Sub-5 nm Gate Length Monolayer MoTe2 Transistors
    Li, Qiang
    Yang, Jie
    Li, Qiuhui
    Liu, Shiqi
    Xu, Linqiang
    Yang, Chen
    Xu, Lin
    Li, Ying
    Sun, Xiaotian
    Yang, Jinbo
    Lu, Jing
    JOURNAL OF PHYSICAL CHEMISTRY C, 2021, 125 (35): : 19394 - 19404
12345