A new method for characterization of gate overlap capacitances and effective channel size in MOSFETs

被引：0

作者：

Tomaszewski, Daniel ^{[1
]}

Gluszko, Grzegorz ^{[1
]}

Kucharski, Krzysztof ^{[1
]}

Malesinska, Jolanta ^{[1
]}

机构：

[1] ITE, Div Silicon Microsyst & Nanostruct Technol, Ul Okulickiego 5E, PL-05500 Piaseczno, Poland

来源：

SOLID-STATE ELECTRONICS | 2019年 / 159卷

关键词：

MOSFET; Test structure; Parameter extraction; C-V characteristics; Overlap capacitances; Channel shortening; Channel narrowing; PARASITIC CAPACITANCES; EXTRACTION;

D O I：

10.1016/j.sse.2019.03.058

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Methods for characterization of MOSFET gate overlap capacitances are briefly discussed. Considerations of their shortcomings due to the neglected shortening and/or narrowing of the MOSFET channel in relation to its drawn size have led to development of a new method for a simultaneous extraction of the gate overlap capacitances and of the channel width and length variations. The approach is presented and illustrated using experimental data obtained by C-V measurements of the MOSFETs in a CMOS test structure. The characterization results are compared with the parameters obtained via I-V measurements of the corresponding devices.

引用

页码：184 / 190

页数：7

共 50 条

[1] Characterization of gate overlap capacitances and effective channel size in MOSFETs
Tomaszewski, Daniel
Gluszko, Grzegorz
Malesinska, Jolanta
2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 185 - 188
[2] A MODEL FOR THE INTRINSIC GATE CAPACITANCES OF SHORT CHANNEL MOSFETS
GHARABAGI, R
ELNOKALI, M
SOLID-STATE ELECTRONICS, 1989, 32 (01) : 57 - 63
[3] A new method for extracting the effective channel length of MOSFETs
Ortiz-Conde, A
Liou, JJ
Sánchez, FJG
Fernandes, EG
Castillo, OM
Hassan, MDR
De Mercato, G
MICROELECTRONICS RELIABILITY, 1998, 38 (12) : 1867 - 1870
[4] A METHOD TO EXTRACT GATE-BIAS-DEPENDENT MOSFETS EFFECTIVE CHANNEL WIDTH
CHIA, YT
HU, GJ
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (02) : 424 - 427
[5] RF Extraction of Gate-voltage Dependence of the Overlap and Fringing Capacitances in Deep-Submicron MOSFETs
Kim, Ju-Young
Choi, Min-Kwon
Lee, Seonghearn
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2011, 59 (02) : 421 - 424
[6] NEW METHOD FOR EXTRACTION OF EFFECTIVE CHANNEL LENGTH IN SUBMICRON MOSFETS
INIEWSKI, K
SALAMA, CAT
ELECTRONICS LETTERS, 1991, 27 (06) : 508 - 509
[7] A NEW METHOD OF EXTRACTING THE CHANNEL LENGTH FROM THE GATE CURRENT OF P-CHANNEL MOSFETS
KIM, JS
SOLID-STATE ELECTRONICS, 1990, 33 (08) : 1097 - 1107
[8] Investigation of impact of gate underlap/overlap on the analog/RF performance of composite channel double gate MOSFETs
Ajayan, J.
Nirmal, D.
Kurian, Dheena
Mohankumar, P.
Arivazhagan, L.
Fletcher, A. S. Augustine
Subash, T. D.
Saravanan, M.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2019, 37 (06):
[9] Contributions of channel gate and overlap gate currents on 1/f gate current noise for thin oxide gate p-MOSFETs
Martinez, F
Laigle, A
Hoffmann, A
Valenza, M
Veloso, A
Jurczak, M
Noise and Fluctuations, 2005, 780 : 243 - 246
[10] A CAPACITANCE METHOD TO DETERMINE THE GATE-TO-DRAIN SOURCE OVERLAP LENGTH OF MOSFETS
CHAN, TY
WU, AT
KO, PK
HU, CM
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (06) : 269 - 271

← 1 2 3 4 5 →