A new method for characterization of gate overlap capacitances and effective channel size in MOSFETs

被引:0
|
作者
Tomaszewski, Daniel [1 ]
Gluszko, Grzegorz [1 ]
Kucharski, Krzysztof [1 ]
Malesinska, Jolanta [1 ]
机构
[1] ITE, Div Silicon Microsyst & Nanostruct Technol, Ul Okulickiego 5E, PL-05500 Piaseczno, Poland
关键词
MOSFET; Test structure; Parameter extraction; C-V characteristics; Overlap capacitances; Channel shortening; Channel narrowing; PARASITIC CAPACITANCES; EXTRACTION;
D O I
10.1016/j.sse.2019.03.058
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Methods for characterization of MOSFET gate overlap capacitances are briefly discussed. Considerations of their shortcomings due to the neglected shortening and/or narrowing of the MOSFET channel in relation to its drawn size have led to development of a new method for a simultaneous extraction of the gate overlap capacitances and of the channel width and length variations. The approach is presented and illustrated using experimental data obtained by C-V measurements of the MOSFETs in a CMOS test structure. The characterization results are compared with the parameters obtained via I-V measurements of the corresponding devices.
引用
收藏
页码:184 / 190
页数:7
相关论文
共 50 条
  • [41] A New Method to Repair Ion Implantation-induced Damage in the Gate Dielectric Layer of MOSFETs
    Liu, Yun-Fei
    Yin, Hai-Zhou
    Zhu, Hui-Long
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 169 - 171
  • [42] A new scaling theory for effective conducting path effect of dual material surrounding gate MOSFETs in CMOS applications
    Dept of Electronics and Communication Engineering, Thiagarajar College of Engineering Anna University, Maduari-625 015, India
    不详
    Modell Meas Control A, 2009, 1-2 (17-32):
  • [43] A New Analytical Model of Subthreshold Swing for Cylindrical Gate (CG) Mosfets Including Effective Conducting Path (ECP)
    Aouaj, Abdellah
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2010, 5 (1-2): : 153 - 161
  • [44] Characterization of Oxide Defects in InGaAs MOS Gate Stacks for High- Mobility n-Channel MOSFETs (Invited)
    Franco, J.
    Putcha, V.
    Vais, A.
    Sioncke, S.
    Waldron, N.
    Zhou, D.
    Rzepa, G.
    Roussel, Ph. J.
    Groeseneken, G.
    Heyns, M.
    Collaert, N.
    Linten, D.
    Grasser, T.
    Kaczer, B.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [45] A simple method for effective channel length, series resistance and mobility extraction in deep-submicron'MOSFETs
    Yu, CL
    Hao, Y
    Yang, LA
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 958 - 961
  • [46] Characterization of effective mobility by split C(V) technique in N-MOSFETs with ultra-thin gate oxides
    Lime, F
    Guiducci, C
    Clerc, R
    Ghibaudo, G
    Leroux, C
    Ernst, T
    SOLID-STATE ELECTRONICS, 2003, 47 (07) : 1147 - 1153
  • [47] A new Ultra-Fast Single Pulse technique (UFSP) for channel effective mobility evaluation in MOSFETs
    Ji, Z.
    Gillbert, J.
    Zhang, J. F.
    Zhang, W.
    2013 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2013, : 64 - 69
  • [48] A possible mechanism for reconciling large gate-drain overlap capacitance with a small difference between polysilicon gate length and effective channel length in an advanced technology PFET
    Young, R
    Su, L
    Ieong, M
    Kapur, S
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (07) : 234 - 236
  • [49] A NEW METHOD TO ELECTRICALLY DETERMINE EFFECTIVE MOSFET CHANNEL WIDTH
    MA, YR
    WANG, KL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (12) : 1825 - 1827
  • [50] Effective channel-independent inverse characterization method for display device
    Im, HB
    Cho, YH
    Lee, MY
    Ha, YH
    12TH COLOR IMAGING CONFERENCE: COLOR SCIENCE AND ENGINEERING SYSTEMS, TECHNOLOGIES, APPLICATIONS, 2004, : 170 - 175