Singular stress fields at corners in flip-chip packages

被引:11
|
作者
Lu, Nanshu [1 ]
Zhang, Zhen [1 ]
Yoon, Juil [1 ]
Suo, Zhigang [1 ]
机构
[1] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA
基金
美国国家科学基金会;
关键词
Flip-chip package; Corners; Split singularities; Stress intensity factors; SILICON/GLASS ANODIC BONDS; BIMATERIAL INTERFACE; UNDERFILL DELAMINATION; SPLIT SINGULARITIES; FRACTURE-ANALYSIS; ELASTIC WEDGES; FAILURE; EDGE; INITIATION; RELIABILITY;
D O I
10.1016/j.engfracmech.2012.02.010
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
An electronic device integrates diverse materials, and inevitably contains sharp features, such as interfaces and corners. When the device is subject to thermal and mechanical loads, the corners develop intense stress and are vulnerable sites to initiate failure. This paper analyzes stress fields at corners in flip-chip packages. The stress at a corner is a linear superposition of two modes of singular fields, with one mode being more singular than the other. The amplitudes of the two modes are represented by two stress intensity factors of dissimilar dimensions. To determine the stress intensity factors, we analyze the flip-chip structures under two loading conditions: stretching of the substrate and bending of the substrate. We show that the thermal loading of the flip-chip package is equivalent to the stretching of the substrate in generating the singular stress fields. We further show that the less singular mode may prevail over the more singular mode for some stretching-bending combinations. The relative significance of the two modes of stress fields also varies with materials, and with the substrate-to-chip thickness ratio. (c) 2012 Elsevier Ltd. All rights reserved.
引用
下载
收藏
页码:38 / 47
页数:10
相关论文
共 50 条
  • [1] ENCAPSULANTS USED IN FLIP-CHIP PACKAGES
    SURYANARAYANA, D
    WU, TY
    VARCOE, JA
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (08): : 858 - 862
  • [2] Reliability issues for flip-chip packages
    Ho, PS
    Wang, GT
    Ding, M
    Zhao, JH
    Dai, X
    MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 719 - 737
  • [3] A practical die stress model and its applications in flip-chip packages
    Guo, YF
    Zhao, JH
    ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 393 - 399
  • [4] An analysis of interface delamination in flip-chip packages
    Mercado, LL
    Sarihan, V
    Hauck, T
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1332 - 1337
  • [5] Design issues for flip-chip ICs in multilayer packages
    Frye, RC
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 259 - 264
  • [6] Reliability of Fine-Pitch Flip-Chip Packages
    Banijamali, Bahareh
    Mohammed, Ilyas
    Savalia, Piyush
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 293 - 300
  • [7] The availability of the thermal resistance model in flip-chip packages
    Lee, Woong Sun
    Byun, Kwang Yoo
    2007 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, 2007, : 410 - 414
  • [8] A Theoretical Solution for Thermal Warpage of Flip-Chip Packages
    Tsai, Ming-Yi
    Wang, Yu-Wen
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (01): : 72 - 78
  • [9] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713
  • [10] Assembly and reliability of "large die" flip-chip chip scale packages
    Gaffney, K
    Erich, R
    2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 137 - 142