Singular stress fields at corners in flip-chip packages

被引:11
|
作者
Lu, Nanshu [1 ]
Zhang, Zhen [1 ]
Yoon, Juil [1 ]
Suo, Zhigang [1 ]
机构
[1] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA
基金
美国国家科学基金会;
关键词
Flip-chip package; Corners; Split singularities; Stress intensity factors; SILICON/GLASS ANODIC BONDS; BIMATERIAL INTERFACE; UNDERFILL DELAMINATION; SPLIT SINGULARITIES; FRACTURE-ANALYSIS; ELASTIC WEDGES; FAILURE; EDGE; INITIATION; RELIABILITY;
D O I
10.1016/j.engfracmech.2012.02.010
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
An electronic device integrates diverse materials, and inevitably contains sharp features, such as interfaces and corners. When the device is subject to thermal and mechanical loads, the corners develop intense stress and are vulnerable sites to initiate failure. This paper analyzes stress fields at corners in flip-chip packages. The stress at a corner is a linear superposition of two modes of singular fields, with one mode being more singular than the other. The amplitudes of the two modes are represented by two stress intensity factors of dissimilar dimensions. To determine the stress intensity factors, we analyze the flip-chip structures under two loading conditions: stretching of the substrate and bending of the substrate. We show that the thermal loading of the flip-chip package is equivalent to the stretching of the substrate in generating the singular stress fields. We further show that the less singular mode may prevail over the more singular mode for some stretching-bending combinations. The relative significance of the two modes of stress fields also varies with materials, and with the substrate-to-chip thickness ratio. (c) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:38 / 47
页数:10
相关论文
共 50 条
  • [31] Measurement of underfill interfacial and bulk fracture toughness in flip-chip packages
    Swaminathan, Shrikant
    Sikka, Kamal K.
    Indyk, Richard F.
    Sinha, Tuhin
    MICROELECTRONICS RELIABILITY, 2016, 66 : 161 - 172
  • [32] Reliability of large organic flip-chip packages for industrial temperature environments
    Bansal, A
    Li, Y
    Fritz, D
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1802 - 1806
  • [33] Predictive model for optimized design parameters in flip-chip packages and assemblies
    Park, Seungbae
    Lee, H. C.
    Sammakia, Bahgat
    Raghunathan, Karthik
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2007, 30 (02): : 294 - 301
  • [34] Supply Boosting for High-Performance Processors in Flip-Chip Packages
    Pinckney, Nathaniel
    Sylvester, Dennis
    Blaauw, David
    ESSCIRC CONFERENCE 2016, 2016, : 473 - 476
  • [35] Analysis of flip-chip packages using high resolution moire interferometry
    Miller, MR
    Mohammed, I
    Dai, X
    Jiang, N
    Ho, PS
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 979 - 986
  • [36] Thermal and hygroscopic reliability of flip-chip packages with an anisotropic conductive film
    Kim, Jong-Woong
    Jung, Seung-Boo
    JOURNAL OF ADHESION SCIENCE AND TECHNOLOGY, 2007, 21 (11) : 1071 - 1087
  • [37] Calibration of electromigration reliability of flip-chip packages by electrothermal coupling analysis
    Yi-Shao Lai
    Chin-Li Kao
    Journal of Electronic Materials, 2006, 35 : 972 - 977
  • [38] Interfacial delamination near solder bumps and UBM in flip-chip packages
    Gu, Y
    Nakamura, T
    Chen, WT
    Cotterell, B
    JOURNAL OF ELECTRONIC PACKAGING, 2001, 123 (03) : 295 - 301
  • [39] Warpage Analysis of Flip-Chip PBGA Packages Subject to Thermal Loading
    Tsai, Ming-Yi
    Chang, Hsing-Yu
    Pecht, Michael
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (03) : 419 - 424
  • [40] Understanding the strength of epoxy-polyimide interfaces for flip-chip packages
    Hoontrakul, P
    Sperling, LH
    Pearson, RA
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2003, 3 (04) : 159 - 166