A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN

被引:0
|
作者
Khandelwal, Shashwat [1 ]
Shreejith, Shanker [1 ]
机构
[1] Trinity Coll Dublin, Dept Elect & Elect Engn, Dublin, Ireland
关键词
Controller Area Network; Intrusion Detection System; Machine Learning; Field Programmable Gate Arrays; INTRUSION DETECTION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent years have seen an exponential rise in complex software-driven functionality in vehicles, leading to a rising number of electronic control units (ECUs), network capabilities, and interfaces. These expanded capabilities also bring-in new planes of vulnerabilities making intrusion detection and management a critical capability; however, this can often result in more ECUs and network elements due to the high computational overheads. In this paper, we present a consolidated ECU architecture incorporating an Intrusion Detection System (IDS) for Automotive Controller Area Network (CAN) along with traditional ECU functionality on an off-the-shelf hybrid FPGA device, with near-zero overhead for the ECU functionality. We propose two quantised multi-layer perceptrons (QMLP's) as isolated IDSs for detecting a range of attack vectors including Denial-of-Service, Fuzzing and Spoofing, which are accelerated using off-the-shelf deep-learning processing unit (DPU) IP block from Xilinx, operating fully transparently to the software on the ECU. The proposed models achieve the state-of-the-art classification accuracy for all the attacks, while we observed a 15x reduction in power consumption when compared against the GPU-based implementation of the same models quantised using Nvidia libraries. We also achieved a 2.3x speed up in permessage processing latency (at 0.24 ms from the arrival of a CAN message) to meet the strict end-to-end latency on critical CAN nodes and a 2.6x reduction in power consumption for inference when compared to the state-of-the-art IDS models on embedded IDS and loosely coupled IDS accelerators (GPUs) discussed in the literature.
引用
收藏
页码:113 / 121
页数:9
相关论文
共 50 条
  • [41] FPGA-Based Parallel Hardware Architecture For SIFT Algorithm
    Peng, J. Q.
    Liu, Y. H.
    Lyu, C. Y.
    Li, Y. H.
    Zhou, W. G.
    Fan, K.
    2016 IEEE INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING AND ROBOTICS (IEEE RCAR), 2016, : 277 - 282
  • [42] An FPGA-based multiprocessor-architecture for intelligent environments
    Echanobe, J.
    del Campo, I.
    Basterretxea, K.
    Martinez, M. V.
    Doctor, Faiyaz
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (07) : 730 - 740
  • [43] FPGA-based parallel ASIP architecture for reactive systems
    Buchenrieder, K
    Kress, R
    Pyttel, A
    Sedlmeier, A
    Veith, C
    ELECTRONICS LETTERS, 1997, 33 (10) : 842 - 843
  • [44] A component architecture for FPGA-based, DSP system design
    Spivey, G
    Bhattacharyya, SS
    Nakajima, K
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, : 41 - 51
  • [45] An FPGA-based Architecture for Linear and Morphological Image Filtering
    Manuel Ramirez, Juan
    Morales Flores, Emmanuel
    Martinez-Carballido, Jorge
    Enriquez, Rogerio
    Alarcon-Aquino, Vicente
    Baez-Lopez, David
    20TH INTERNATIONAL CONFERENCE ON ELECTRONICS COMMUNICATIONS AND COMPUTERS (CONIELECOMP 2010), 2010, : 90 - 95
  • [46] An FPGA-based Optical IOH Architecture for Embedded System
    Liu Ling
    Zhuang Jincan
    Zhu Qianying
    Zhu Shunyu
    Zhang Zhiyuan
    Zhang Xinxin
    Cao Lu
    Yu Zhihong
    Wu Xiangbin
    Liu Dong
    2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 85 - 88
  • [47] RAMP Gold: An FPGA-based Architecture Simulator for Multiprocessors
    Tan, Zhangxi
    Waterman, Andrew
    Avizienis, Rimas
    Lee, Yunsup
    Cook, Henry
    Patterson, David
    Asanovic, Krste
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 463 - 468
  • [48] FPGA-based Radar Signal Processing for Automotive Driver Assistance System
    Saad, Jean
    Baghdadi, Amer
    Bodereau, Frantz
    RSP 2009: TWENTIETH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2009, : 196 - +
  • [49] Mitigating the Effect of Multiple Event Upsets in FPGA-Based Automotive Applications
    Shaker, Manar N.
    Hussien, Ahmed
    Alkady, Gehad I.
    Amer, Hassanein H.
    Adly, Ihab
    2019 8TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2019, : 102 - 105
  • [50] FPGA-Based Development for Sophisticated Automotive Embedded Safety Critical System
    Thang Nguyen
    Wooters, Stuart
    SAE INTERNATIONAL JOURNAL OF PASSENGER CARS-ELECTRONIC AND ELECTRICAL SYSTEMS, 2014, 7 (01): : 125 - 132