A Lightweight FPGA-based IDS-ECU Architecture for Automotive CAN

被引:0
|
作者
Khandelwal, Shashwat [1 ]
Shreejith, Shanker [1 ]
机构
[1] Trinity Coll Dublin, Dept Elect & Elect Engn, Dublin, Ireland
关键词
Controller Area Network; Intrusion Detection System; Machine Learning; Field Programmable Gate Arrays; INTRUSION DETECTION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent years have seen an exponential rise in complex software-driven functionality in vehicles, leading to a rising number of electronic control units (ECUs), network capabilities, and interfaces. These expanded capabilities also bring-in new planes of vulnerabilities making intrusion detection and management a critical capability; however, this can often result in more ECUs and network elements due to the high computational overheads. In this paper, we present a consolidated ECU architecture incorporating an Intrusion Detection System (IDS) for Automotive Controller Area Network (CAN) along with traditional ECU functionality on an off-the-shelf hybrid FPGA device, with near-zero overhead for the ECU functionality. We propose two quantised multi-layer perceptrons (QMLP's) as isolated IDSs for detecting a range of attack vectors including Denial-of-Service, Fuzzing and Spoofing, which are accelerated using off-the-shelf deep-learning processing unit (DPU) IP block from Xilinx, operating fully transparently to the software on the ECU. The proposed models achieve the state-of-the-art classification accuracy for all the attacks, while we observed a 15x reduction in power consumption when compared against the GPU-based implementation of the same models quantised using Nvidia libraries. We also achieved a 2.3x speed up in permessage processing latency (at 0.24 ms from the arrival of a CAN message) to meet the strict end-to-end latency on critical CAN nodes and a 2.6x reduction in power consumption for inference when compared to the state-of-the-art IDS models on embedded IDS and loosely coupled IDS accelerators (GPUs) discussed in the literature.
引用
收藏
页码:113 / 121
页数:9
相关论文
共 50 条
  • [21] Design and Comparative Evaluation of GPGPU- and FPGA-based MPSoC ECU Architectures for Secure, Dependable, and Real-Time Automotive CPS
    Poudel, Bikash
    Giri, Naresh Kumar
    Munir, Arslan
    2017 IEEE 28TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2017, : 29 - 36
  • [22] FPGA-based motion controller using CAN
    Oh, Byung Yun
    Cho, Jung Uk
    Le, Ngoc Quy
    Kwon, Key Ho
    Jeon, Jae Wook
    2007 INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS, VOLS 1-6, 2007, : 345 - 350
  • [23] Lightweight Implementation of FPGA-Based Environmental Sound Recognition System
    Wang, Zhi
    Zha, Wentao
    Chai, Jin
    Liu, Yilin
    Xiao, Zhuoling
    2021 6TH INTERNATIONAL CONFERENCE ON UK-CHINA EMERGING TECHNOLOGIES (UCET 2021), 2021, : 59 - 66
  • [24] Efficient and Lightweight FPGA-based Hybrid PUFs with Improved Performance
    Anandakumar, N. Nalla
    Hashmi, Mohammad S.
    Sanadhya, Somitra Kumar
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 77
  • [25] Extensible FlexRay Communication Controller for FPGA-Based Automotive Systems
    Shreejith, Shanker
    Fahmy, Suhaib A.
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2015, 64 (02) : 453 - 465
  • [26] FPGA-based acceleration architecture for Apache Spark operators
    Yuanwei Sun
    Haikun Liu
    Xiaofei Liao
    Hai Jin
    Yu Zhang
    CCF Transactions on High Performance Computing, 2024, 6 : 192 - 205
  • [27] An FPGA-Based Autofocusing Hardware Architecture for Digital Holography
    Chen, Huan-Yuan
    Hwang, Wen-Jyi
    Cheng, Chau-Jern
    Lai, Xin-Ji
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2019, 5 (02) : 287 - 300
  • [28] An FPGA-Based Open Architecture Industrial Robot Controller
    Martinez-Prado, Miguel-Angel
    Rodriguez-Resendiz, Juvenal
    Gomez-Leonzo, Roberto-Augusto
    Herrera-Ruiz, Gilberto
    Franco-Gasca, Luis-Alfonso
    IEEE ACCESS, 2018, 6 : 13407 - 13417
  • [29] AN FPGA-BASED PLATFORM FOR A NETWORK ARCHITECTURE WITH DELAY GUARANTEE
    Wielgosz, Maciej
    Panggabean, Mauritz
    Wang, Jiang
    Ronningen, Leif Arne
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (06)
  • [30] FPGA-Based Architecture for Implementation of Discrete Sine Transform
    Jain, Anamika
    Pandey, Neeta
    Jain, Priyanka
    ADVANCES IN SYSTEM OPTIMIZATION AND CONTROL, 2019, 509 : 13 - 22