Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters

被引:85
|
作者
Newton, C [1 ]
Sumner, M [1 ]
机构
[1] Univ Nottingham, Sch Elect & Elect Engn, Nottingham NG7 2RD, England
来源
关键词
D O I
10.1049/ip-epa:19990103
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper considers the problem of providing four regulated DC sources for use in a diode clamped five-level inverter. The preferred approach is to provide a single DC link supply and subdivide this into five levels using four series connected capacitor banks which have equally balanced voltages. The paper first considers the use of modified output switching strategies to redistribute energy through the DC link capacitors and maintain correct voltage balance, but concludes that this technique is restricted to outputs with a low modulation. The paper then presents a new technique whereby the voltage across each of these capacitors is maintained constant using a switching circuit: the balancer circuit. The design and control of the balancer circuit is described and its operation is validated on an 11kW prototype vector controlled induction motor drive. Full four-quadrant operation is demonstrated. This arrangement eliminates the need for complex isolated supply arrangements typically found in multilevel drives. The balancer circuit takes the form of a fourth output leg with the addition of two inductors. This circuit is certainly viable for medium voltage drive applications.
引用
收藏
页码:341 / 349
页数:9
相关论文
共 50 条
  • [21] DC-link capacitor voltage balancing for a five-level diode-clamped active power filter using redundant vectors
    Zhang, H.-B. (hbzhang8961@hotmail.com), 1600, Institution of Engineers (Australia) (10):
  • [22] Capacitor voltage balancing using redundant states of space vector modulation for five-level diode clamped inverters
    Hotait, H. A.
    Massoud, A. M.
    Finney, S. J.
    Williams, B. W.
    IET POWER ELECTRONICS, 2010, 3 (02) : 292 - 313
  • [23] Balancing control scheme of DC-link capacitor voltages for five-level hybrid T-type inverters without auxiliary circuit
    Min-Seok Kim
    Dong-Choon Lee
    Journal of Power Electronics, 2023, 23 : 467 - 477
  • [24] A Deterministic Harmonics Mitigation Technique for Five-Level Inverters
    Buccella, Concettina
    Cecati, Carlo
    Cimoroni, Maria Gabriella
    Razi, Kaveh
    IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2014, : 1007 - 1013
  • [25] Five-Level Active-Neutral-Point-Clamped DC/DC Converter
    Liu, Dong
    Deng, Fujin
    Chen, Zhe
    2016 IEEE 8TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC-ECCE ASIA), 2016, : 331 - 336
  • [26] Five-level Z-source diode-clamped inverter
    Gao, F.
    Loh, P. C.
    Blaabjerg, F.
    Teodorescu, R.
    Vilathgamuwa, D. M.
    IET POWER ELECTRONICS, 2010, 3 (04) : 500 - 510
  • [27] Novel Control Scheme for Five-Level Hybrid Flying-Capacitor Inverters Without DC-Link Balancing Circuits
    Pribadi, Jonathan
    Le, Duc Dung
    Lee, Dong-Choon
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (07) : 8133 - 8145
  • [28] Five-Level Diode-Clamped Inverter With Three-Level Boost Converter
    Abdullah, Rosmadi
    Abd Rahim, Nasrudin
    Raihan, Siti Rohani Sheikh
    Ahmad, Abu Zaharin
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (10) : 5155 - 5163
  • [29] Hybrid DC Link Voltage Balancing For Two-Leg Five-Level Neutral Point Clamped Inverter
    Wodajo, Eshet T.
    Elbuluk, Malik
    Choi, Seungdeog
    Abu-Rub, Haitham
    2019 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2019, : 4714 - 4720
  • [30] Self Balancing of DC Link Capacitor Voltages Using Redundant Vectors for SVPWM Controlled Five-Level Inverter
    Lalili, D.
    Berkouk, E. M.
    Boudjema, F.
    Lourci, N.
    2008 5TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2008, : 251 - +