共 50 条
- [1] Dc-link Capacitor Voltage Balancing for a Five-level Diode-clamped Active Power Filter Using Redundant Vectors [J]. 2010 20TH AUSTRALASIAN UNIVERSITIES POWER ENGINEERING CONFERENCE (AUPEC 2010): POWER QUALITY FOR THE 21ST CENTURY, 2010,
- [2] Stabilization of DC link voltage using redundant vectors for five-level diode clamped shunt active power filter [J]. 2013, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
- [3] DC-Link Capacitor Voltage Balancing using Redundant Vectors for Five-Level Neutral Point Clamped Voltage Source Inverter [J]. 2013 IEEE 14TH INTERNATIONAL VACUUM ELECTRONICS CONFERENCE (IVEC), 2013,
- [5] A Simple Double Mapping Based SVPWM Method for Balancing DC-Link Capacitor Voltages of Five-Level Diode-Clamped Converters [J]. APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 2806 - 2812
- [6] Capacitor Voltage Balancing using Minimum Loss SVPWM for a Five-Level Diode-Clamped Converter [J]. 2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 225 - 230
- [8] Multi DC bus voltages balancing using redundant vectors for five-level active power filter [J]. Mediterranean Journal of Measurement and Control, 2010, 6 (01): : 9 - 17
- [9] DC-link Capacitor Voltage Balancing in Five-level Neutral Point Clamped Inverters using Space Vector Modulation [J]. IECON 2017 - 43RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2017, : 1037 - 1042