Switched mode power supplies for charge-up, discharge and balancing dc-link capacitors of diode-clamped five-level inverter

被引：11

作者：

Ashaibi, A. A. ^{[1
]}

Finney, S. J. ^{[2
]}

Williams, B. W. ^{[2
]}

Massoud, A. M. ^{[1
]}

机构：

[1] Texas A&M, Dept Elect & Elect Engn, Doha, Qatar

[2] Strathdyde Univ, Glasgow G1 1XW, Lanark, Scotland

来源：

IET POWER ELECTRONICS | 2010年 / 3卷 / 04期

关键词：

MULTILEVEL CONVERTERS;

D O I：

10.1049/iet-pel.2008.0335

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Inductor switch mode power supplies (SMPS) operated in a discontinuous inductor current mode are used to balance the dc-link capacitor voltages of a diode-clamped five-level inverter. The SMPS concept is extended to charge up and discharge the four dc-link capacitors. Complete diode-clamped five-level inverter operation is implemented, from start-up, charge-up, balance dc-link capacitors in normal operation, discharge, to shut-down, which have not been presented before. Ramped start of a controlled rectifier sourcing a boost converter limits the lowest dc-link capacitor inrush current and control its charging time. SMPS in conjunction with the boost converter are used to control the dc-link capacitor charge-up and discharge times. The proposed inverter complete operation is validated by simulation and practically.

引用

页码：612 / 628

页数：17

共 26 条

[1] Dc-link Capacitor Voltage Balancing for a Five-level Diode-clamped Active Power Filter Using Redundant Vectors
Zhang, H. -B.
Finney, S. J.
Fletcher, J. E.
Massoud, A. M.
Yang, J.
Williams, B. W.
[J]. 2010 20TH AUSTRALASIAN UNIVERSITIES POWER ENGINEERING CONFERENCE (AUPEC 2010): POWER QUALITY FOR THE 21ST CENTURY, 2010,
[2] Capacitor voltage balancing in dc link five-level full-bridge diode-clamped multilevel inverter
Thongprasri, Pairote
[J]. INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2016, 54 (01) : 73 - 80
[3] A Simple Double Mapping Based SVPWM Method for Balancing DC-Link Capacitor Voltages of Five-Level Diode-Clamped Converters
Saha, Aparna
Elrayyah, Ali
Sozer, Yilmaz
[J]. APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 2806 - 2812
[4] Six-Level Hybrid Diode-Clamped Inverter Topology and DC-link Capacitor Voltage Balancing Control
Kim, Min-Seok
Pribadi, Jonathan
Lee, Dong-Choon
[J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (06) : 7192 - 7205
[5] DC-link capacitors voltage balancing in multilevel four-leg diode-clamped converters
León, JI
Franquelo, LG
Portillo, R
Prats, MM
[J]. IECON 2005: THIRTY-FIRST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2005, : 1254 - 1259
[6] A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter
Hasegawa, Kazunori
Akagi, Hirofumi
[J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2011, 47 (02) : 841 - 852
[7] A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter
Hasegawa, Kazunori
Akagi, Hirofumi
[J]. 2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 2073 - 2079
[8] A five-level diode clamped inverter with self-stabilization of the DC-link voltage for grid connection of distributed generators
Bouhali, O
Berkouk, EM
Saudemont, C
Francois, B
[J]. PROCEEDINGS OF THE IEEE-ISIE 2004, VOLS 1 AND 2, 2004, : 947 - 952
[9] DC-Link Capacitor Voltage Balancing using Redundant Vectors for Five-Level Neutral Point Clamped Voltage Source Inverter
Abdelkrim, T.
Benamrane, K.
Benkhelifa, Aeh.
Bezza, B.
Benslimane, T.
[J]. 2013 IEEE 14TH INTERNATIONAL VACUUM ELECTRONICS CONFERENCE (IVEC), 2013,
[10] Five-Level Multiple-Pole Mutlilevel Diode-Clamped Inverter Scheme for Reactive Power Compensation
Raj, Pinkymol Harikrishna
Maswood, Ali I.
Ooi, Gabriel H. P.
Tafti, Hossein Dehghani
[J]. 2015 IEEE INNOVATIVE SMART GRID TECHNOLOGIES - ASIA (ISGT ASIA), 2015,

← 1 2 3 →