A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter

被引:94
|
作者
Hasegawa, Kazunori [1 ]
Akagi, Hirofumi [1 ]
机构
[1] Tokyo Inst Technol, Tokyo 1528550, Japan
关键词
Coupled inductors; motor drives; multilevel inverters; voltage balancing; CONVERTER; DESIGN; SYSTEM;
D O I
10.1109/TIA.2010.2102327
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper proposes a new dc-voltage-balancing circuit for a five-level diode-clamped inverter intended for a medium-voltage motor drive with a three-phase diode rectifier used as the front end. This circuit consists of two unidirectional choppers and a single coupled inductor with two galvanically isolated windings. The inductor produces no net dc magnetic flux because the individual dc magnetic fluxes generated by the two windings are canceled out with each other. This makes the inductor compact by a factor of six, compared with the balancing circuit including two noncoupled inductors. Moreover, introducing phase-shift control to the new balancing circuit makes it possible to adjust the midpoint voltage. As a result, the dc mean voltages of all the four split dc capacitors can be balanced, independent of inverter control. Experimental results obtained from a 200-V 5.5-kW downscaled model verify the effectiveness of the new balancing circuit.
引用
收藏
页码:841 / 852
页数:12
相关论文
共 50 条
  • [1] A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter
    Hasegawa, Kazunori
    Akagi, Hirofumi
    [J]. 2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 2073 - 2079
  • [2] A DC-voltage-balancing circuit for a five-level diode-clamped PWM inverter intended For motor drives
    Hasegawa, Kazunori
    Akagi, Hirofumi
    [J]. IEEJ Transactions on Industry Applications, 2010, 130 (05): : 677 - 684
  • [3] Low-Modulation-Index Operation of a Five-Level Diode-Clamped PWM Inverter With a DC-Voltage-Balancing Circuit for a Motor Drive
    Hasegawa, Kazunori
    Akagi, Hirofumi
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (08) : 3495 - 3504
  • [4] A Sinusoidal PWM Method With Voltage Balancing Capability for Diode-Clamped Five-Level Converters
    Pan, Zhiguo
    Peng, Fang Zheng
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2009, 45 (03) : 1028 - 1034
  • [5] Capacitor voltage balancing in dc link five-level full-bridge diode-clamped multilevel inverter
    Thongprasri, Pairote
    [J]. INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2016, 54 (01) : 73 - 80
  • [6] Five-level Z-source diode-clamped inverter
    Gao, F.
    Loh, P. C.
    Blaabjerg, F.
    Teodorescu, R.
    Vilathgamuwa, D. M.
    [J]. IET POWER ELECTRONICS, 2010, 3 (04) : 500 - 510
  • [7] Artificial Neural Network Based Space Vector PWM for a Five-Level Diode-Clamped Inverter
    Saqib, M. A.
    Kashif, S. A. R.
    [J]. 2010 20TH AUSTRALASIAN UNIVERSITIES POWER ENGINEERING CONFERENCE (AUPEC 2010): POWER QUALITY FOR THE 21ST CENTURY, 2010,
  • [8] Two-Triangle Carrier SPWM Modulation For a Five-Level Diode-Clamped PWM Inverter
    Hatti, Natchpong
    Nuilers, Surasak
    Phontip, Jirayut
    [J]. IEEJ JOURNAL OF INDUSTRY APPLICATIONS, 2015, 4 (03) : 244 - 252
  • [9] Fast SVPWM algorithm with DC voltage equalization for five-level diode-clamped converter
    [J]. Zhu, H, 1600, Electric Power Automation Equipment Press (33):
  • [10] A Novel Voltage Balance Circuit for Three-Level Diode-Clamped Inverter With Small Inductor
    Cui, Dongdong
    Ge, Qiongxuan
    Zhou, Zhida
    Yang, Bo
    Zhao, Cong
    [J]. 2017 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2017, : 2093 - 2099