共 50 条
- [1] Voltage balancing method and its stability boundary for five-level diode-clamped multilevel converters [J]. 2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, : 2204 - 2208
- [3] A DC-voltage-balancing circuit for a five-level diode-clamped PWM inverter intended For motor drives [J]. IEEJ Transactions on Industry Applications, 2010, 130 (05): : 677 - 684
- [4] Back-to-back connected five-level diode-clamped PWM converters for motor drives [J]. 2007 POWER CONVERSION CONFERENCE - NAGOYA, VOLS 1-3, 2007, : 1412 - +
- [7] The Simulation on Diode-clamped Five-level Converters Common-mode Voltage Suppression with Zero-Vector PWM Strategy [J]. FOURTH INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2012), 2012, 8334
- [8] Capacitor Voltage Balancing using Minimum Loss SVPWM for a Five-Level Diode-Clamped Converter [J]. 2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 225 - 230
- [10] A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter [J]. 2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 2073 - 2079