共 50 条
- [2] Voltage balancing method and its stability boundary for five-level diode-clamped multilevel converters [J]. 2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, : 2204 - 2208
- [3] Voltage-balancing strategies for diode-clamped multilevel converters [J]. PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 3988 - 3993
- [5] Capacitor Voltage Balancing using Minimum Loss SVPWM for a Five-Level Diode-Clamped Converter [J]. 2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 225 - 230
- [6] Capacitor Voltage Balancing of a Five-Level Diode-Clamped Converter Based on a Predictive Current Control Strategy [J]. 2011 TWENTY-SIXTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2011, : 1656 - 1660
- [7] DC Link Capacitor Voltage Balancing Method for Diode-Clamped Multilevel Converters [J]. 2019 IEEE 28TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2019, : 793 - 797
- [8] Dc-link Capacitor Voltage Balancing for a Five-level Diode-clamped Active Power Filter Using Redundant Vectors [J]. 2010 20TH AUSTRALASIAN UNIVERSITIES POWER ENGINEERING CONFERENCE (AUPEC 2010): POWER QUALITY FOR THE 21ST CENTURY, 2010,