An Improved Capacitor Voltage-Balancing Method for Five-Level Diode-Clamped Converters With High Modulation Index and High Power Factor

被引:45
|
作者
Zhao, Zhihong [1 ]
Zhao, Jianfeng [1 ]
Huang, Can [2 ]
机构
[1] Southeast Univ, Dept Elect Engn, Nanjing 210096, Jiangsu, Peoples R China
[2] Univ Tennessee, Dept Elect Engn & Comp Sci, Knoxville, TN 37996 USA
基金
中国国家自然科学基金;
关键词
Capacitor voltage balancing; five-level diode clamped converter; high modulation index; high power factor; total harmonic distortion (THD); DEAD-TIME; INVERTER; COMPENSATION; PERFORMANCE;
D O I
10.1109/TPEL.2015.2445351
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The capacitor voltage imbalance is a critical issue of five-level diode-clamped converters (5L-DCC). To address this issue, an inner-hexagon-vector-decomposition-based space-vector modulation (VDSVM-H1) approach is provided in the literature, which obtains the capacitor voltage balancing with high modulation index and high power factor, but renders some drawbacks. To overcome these shortcomings, a novel capacitor voltage balancing method is proposed here. First, the previous VDSVM-H1 approach is modified by introducing six new vector sequences to each triangle and applying a new vector selection rule such that the converter will not violate the 5L-DCC switching mechanism in all operating conditions. Second, the variation of the line-to-line voltage output in one sampling period is restricted to one-or two-level in the optimized region, instead of the three-level in the previous VDSVM-H1 approach, which means less harmonics generating in the ac-side outputs. Finally, the simulation and experimental results show that the proposed method can improve the VDSVM-H1 with convincing results.
引用
收藏
页码:3189 / 3202
页数:14
相关论文
共 50 条
  • [1] A Sinusoidal PWM Method With Voltage Balancing Capability for Diode-Clamped Five-Level Converters
    Pan, Zhiguo
    Peng, Fang Zheng
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2009, 45 (03) : 1028 - 1034
  • [2] Voltage balancing method and its stability boundary for five-level diode-clamped multilevel converters
    Khajehoddin, S. A.
    Bakhshai, A.
    Jain, P. K.
    [J]. 2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, : 2204 - 2208
  • [3] Voltage-balancing strategies for diode-clamped multilevel converters
    Pou, J
    Pindado, R
    Boroyevich, D
    Rodríguez, P
    Vicente, J
    [J]. PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 3988 - 3993
  • [4] A Novel Hybrid Voltage Balance Method for Five-Level Diode-Clamped Converters
    Cui, Dongdong
    Ge, Qiongxuan
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2018, 65 (08) : 6020 - 6031
  • [5] Capacitor Voltage Balancing using Minimum Loss SVPWM for a Five-Level Diode-Clamped Converter
    Saha, Aparna
    Sozer, Yilmaz
    [J]. 2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 225 - 230
  • [6] Capacitor Voltage Balancing of a Five-Level Diode-Clamped Converter Based on a Predictive Current Control Strategy
    Qin, Jiangchao
    Saeedifard, Maryam
    [J]. 2011 TWENTY-SIXTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2011, : 1656 - 1660
  • [7] DC Link Capacitor Voltage Balancing Method for Diode-Clamped Multilevel Converters
    Amini, Jalal
    Moallem, Mehrdad
    [J]. 2019 IEEE 28TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2019, : 793 - 797
  • [8] Dc-link Capacitor Voltage Balancing for a Five-level Diode-clamped Active Power Filter Using Redundant Vectors
    Zhang, H. -B.
    Finney, S. J.
    Fletcher, J. E.
    Massoud, A. M.
    Yang, J.
    Williams, B. W.
    [J]. 2010 20TH AUSTRALASIAN UNIVERSITIES POWER ENGINEERING CONFERENCE (AUPEC 2010): POWER QUALITY FOR THE 21ST CENTURY, 2010,
  • [9] Capacitor voltage balancing in dc link five-level full-bridge diode-clamped multilevel inverter
    Thongprasri, Pairote
    [J]. INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2016, 54 (01) : 73 - 80
  • [10] Modulation Methods for Balancing the Capacitor Voltages of N-Level Diode-Clamped Converters
    Yuan, Huawei
    Lam, Hin Sang
    Beniwal, Neha
    Pou, Josep
    Hui, Shu-Yuen Ron
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (12) : 11887 - 11897