AN EFFICIENT FUNCTIONAL TEST GENERATION METHOD FOR PROCESSORS USING GENETIC ALGORITHMS

被引：8
|
作者：
Hudec, Jan [1 ]
Gramatova, Elena [1 ]
机构：
[1] Slovak Univ Technol Bratislava, Fac Informat & Informat Technol, Bratislava 84216, Slovakia
来源：
JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS | 2015年 / 66卷 / 04期
关键词：
processor; testing; functional test; test generation; genetic algorithm; evolutionary strategy;
D O I：
10.2478/jee-2015-0031
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper presents a new functional test generation method for processors testing based on genetic algorithms and evolutionary strategies. The tests are generated over an instruction set architecture and a processor description. Such functional tests belong to the software-oriented testing. Quality of the tests is evaluated by code coverage of the processor description,using simulation. The presented test generation method uses VHDL models of processors and the professional simulator ModelSim. The rules, parameters and fitness functions were defined for various genetic algorithms used in automatic test generation. Functionality and effectiveness were evaluated using the RISC type processor DP32.
引用
收藏
页码：185 / 193
页数：9
相关论文
共 50 条
  • [1] A novel functional test generation method for processors using commercial ATPG
    Tupuri, RS
    Abraham, JA
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 743 - 752
  • [2] Processor Functional Test Generation - Some Results with Using of Genetic Algorithms
    Hudec, Jan
    2011 2ND EASTERN EUROPEAN REGIONAL CONFERENCE ON THE ENGINEERING OF COMPUTER BASED SYSTEMS (ECBS-EERC), 2011, : 159 - 160
  • [3] A hybrid distributed test generation method using deterministic and genetic algorithms
    Harmanani, H
    Karablieh, B
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 317 - 322
  • [4] Test-data generation using genetic algorithms
    Pargas, Roy P.
    Harrold, Mary Jean
    Peck, Robert R.
    Software Testing Verification and Reliability, 1999, 9 (04): : 263 - 282
  • [5] Functional test generation using property decompositions for validation of pipelined processors
    Koo, Heon-Mo
    Mishra, Prabhat
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1240 - +
  • [6] APPLICATION OF PARALLEL GENETIC ALGORITHMS TO GENERATION EXPANSION PLANNING USING PARALLEL PROCESSORS
    FUKUYAMA, Y
    UEKI, Y
    ELECTRICAL ENGINEERING IN JAPAN, 1995, 115 (06) : 71 - 81
  • [7] A novel hierarchical test generation method for processors
    Tupuri, RS
    Abraham, JA
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 540 - 541
  • [8] Automatic functional test program generation for pipelined processors using model checking
    Mishra, P
    Dutt, N
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 99 - 103
  • [9] Using genetic algorithms for test case generation in path testing
    Lin, JC
    Yeh, PL
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 241 - 246
  • [10] Test data generation using genetic algorithms and information content
    1600, Politechnica University of Bucharest (82):
12345