Self-aligned Double Patterning Compliant Routing with In-Design Physical Verification Flow

被引：2
|
作者：
Gao, Jhih-Rong [1 ]
Jawandha, Harshdeep
Atkar, Prasad
Walimbe, Atul
Baidya, Bikram
Rizzo, Olivier
Pan, David Z. [1 ]
机构：
[1] Univ Texas Austin, ECE Dept, Austin, TX 78712 USA
来源：
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VII | 2013年 / 8684卷
关键词：
D O I：
10.1117/12.2013245
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Among double patterning techniques, Self-aligned double patterning (SADP) has the advantage of good mask overlay control, which has made SADP a popular double patterning method for sub-32nm technology nodes. However, SADP process places several limitations on design flexibility. This work exploits an alternative post routing approach that has the flexibility to resolve lithography violations without the overhead of repeated rule checking. In addition, it allows for successive refinement in the definition of lithographic violations as the process node matures, and implementation of fixes as localized ECO (Engineering Change Order) operations without needing to reroute the complete design.
引用
收藏
页数：9
相关论文
共 50 条
  • [21] Optimization of Self-Aligned Double Patterning (SADP)-compliant layout designs using pattern matching for sub-20nm metal routing
    Wang, Lynn T. -N.
    Schroeder, Uwe Paul
    Madhavan, Sriram
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
  • [22] Self-Aligned Double Patterning-Aware Detailed Routing with Double Via Insertion and Via Manufacturability Consideration
    Ding, Yixiao
    Chu, Chris
    Mak, Wai-Kei
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [23] Self-Aligned Double Patterning-Aware Detailed Routing With Double Via Insertion and Via Manufacturability Consideration
    Ding, Yixiao
    Chu, Chris
    Mak, Wai-Kei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (03) : 657 - 668
  • [24] New alignment mark designs in single patterning and self-aligned double patterning
    Zhang, Libin
    Dong, Lisong
    Su, Xiaojing
    Wei, Yayi
    Ye, Tianchun
    MICROELECTRONIC ENGINEERING, 2017, 179 : 18 - 24
  • [25] Effective Decomposition Algorithm for Self-Aligned Double Patterning Lithography
    Zhang, Hongbo
    Du, Yuelin
    Wong, Martin D. F.
    Topaloglu, Rasit
    Conley, Will
    OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973
  • [26] Self-aligned double patterning for vacuum electronic device fabrication
    Koch, Andrew T.
    Lingley, Andrew R.
    Mankin, Max N.
    Pan, Tony S.
    2016 29TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), 2016,
  • [27] On Refining Standard Cell Placement for Self-aligned Double Patterning
    Chen, Ye-Hong
    Wang, Sheng-He
    Wang, Ting-Chi
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1492 - 1497
  • [28] Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process
    Liu, Iou-Jen
    Fang, Shao-Yun
    Chang, Yao-Wen
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [29] Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process
    Liu, Iou-Jen
    Fang, Shao-Yun
    Chang, Yao-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (09) : 1519 - 1531
  • [30] Self-Aligned Block and Fully Self-Aligned Via for iN5 Metal 2 Self-Aligned Quadruple Patterning
    Vincent, Benjamin
    Franke, Joern-Holger
    Juncker, Aurelie
    Lazzarino, Frederic
    Murdoch, Gayle
    Halder, Sandip
    Ervin, Joseph
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IX, 2018, 10583
12345