A 69-dB SNDR 300-MS/s Two-Time Interleaved Pipelined SAR ADC in 16-nm CMOS FinFET With Capacitive Reference Stabilization

被引：33

作者：

Martens, Ewout ^{[1
]}

Hershberg, Benjamin ^{[1
]}

Craninckx, Jan ^{[1
]}

机构：

[1] Interuniv Microelect Ctr, B-3001 Leuven, Belgium

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2018年 / 53卷 / 04期

关键词：

ADC; FinFET technology; pipelined SAR ADC; reference pre-charging; reference ripple; reference stabilization; DB SNDR; 10-BIT;

D O I：

10.1109/JSSC.2017.2784762

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A two-time interleaved pipelined SAR ADC in 16-nm CMOS achieving 11.2-bit ENOB at 300 MS/s is presented. To cancel the signal-dependent voltage ripple on the reference node due to DAC switching, it employs a stabilization scheme based on the use of auxiliary DACs. The charge drawn from the reference becomes signal-independent, greatly reducing the requirements for the reference decoupling capacitance and/or buffers. The technique improves the linearity to levels better than 76-dB harmonic distortion. Power consumption is only 3.6 mW resulting in peak FoMs of 175.5 dB and 5.1 fJ/conv.step.

引用

页码：1161 / 1171

页数：11

共 21 条

[1] A 16nm 69dB SNDR 300MSps ADC with Capacitive Reference Stabilization
Martens, Ewout
Hershberg, Benjamin
Craninckx, Jan
2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C92 - C93
[2] A 1.5 mW 68 dB SNDR 80 Ms/s 2x Interleaved Pipelined SAR ADC in 28 nm CMOS
van der Goes, Frank
Ward, Christopher M.
Astgimath, Santosh
Yan, Han
Riley, Jeff
Zeng, Zeng
Mulder, Jan
Wang, Sijia
Bult, Klaas
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 2835 - 2845
[3] A 13 bit 100 MS/s SAR ADC With 74.57 dB SNDR in 14-nm CMOS FinFET
Zheng, Yan
Ye, Fan
Ren, Junyan
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[4] A 6.4-GS/s 1-GHz BW Continuous-Time Pipelined ADC With Time-Interleaved Sub-ADC-DAC Achieving 61.7-dB SNDR in 16-nm FinFET
Mittal, Rishabh
Shibata, Hajime
Patil, Sharvil
Krommenhoek, Erik
Shrestha, Prawal
Manganaro, Gabriele
Chandrakasan, Anantha P.
Lee, Hae-Seung
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (04) : 1158 - 1170
[5] A 10-bit 300-MS/s asynchronous SAR ADC with strategy of optimizing settling time for capacitive DAC in 65 nm CMOS
Liang, Yuhua
Zhu, Zhangming
Ding, Ruixue
MICROELECTRONICS JOURNAL, 2015, 46 (10) : 988 - 995
[6] A Generated 7GS/s 8b Time-Interleaved SAR. ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET
Han, Jaeduk
Chang, Eric
Bailey, Stevo
Wang, Zhongkai
Bae, Woorham
Wang, Angie
Narevsky, Nathan
Whitcombe, Amy
Lu, Pengpeng
Nikolic, Borivoje
Alon, Elad
2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
[7] A 12-bit 200MS/s Pipelined-SAR ADC in 65-nm CMOS with 61.9 dB SNDR
Liu, Haizhu
Liu, Maliang
Zhu, Zhangming
2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
[8] A 1.5mW 68dB SNDR 80MS/s 2x Interleaved SAR-Assisted Pipelined ADC in 28nm CMOS
van der Goes, Frank
Ward, Chris
Astgimath, Santosh
Yan, Han
Riley, Jeff
Mulder, Jan
Wang, Sijia
Bult, Klaas
2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 200 - +
[9] An 80 MS/s 70.8 dB-SNDR Radiation-Tolerant Semi-Time-Interleaved Pipelined-SAR ADC for Space Applications
Li, Zheyi
Berti, Laurent
Zhao, Jinghao
Lin, Qiuyang
Gorbunov, Maxim
Wang, Shiwei
Thys, Geert
Leroux, Paul
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
[10] A 70 dB SNDR 10 MS/s 28 nm CMOS Nyquist SAR ADC with Capacitor Mismatch Calibration Reusing Segmented Reference Voltages
Kim, Ho-Jin
Boo, Jun-Ho
Lee, Jae-Hyuk
Park, Jun-Sang
An, Tai-Ji
Do, Sung-Han
Cho, Young-Jae
Choi, Michael
Ahn, Gil-Cho
Lee, Seung-Hoon
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2021, 21 (06) : 449 - 458

← 1 2 3 →