共 50 条
- [1] Frequency-based multilayer neural network with on-chip learning [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 469 - 472
- [2] Multilayer neural network with on-chip learning based on frequency-modulated pulse signals and voting neurons [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2001, 84 (01): : 32 - 42
- [3] Multilayer neural network with on-chip learning based on frequency-modulated pulse signals and voting neurons [J]. Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), 2001, 84 (01): : 32 - 42
- [4] An on-chip learning neural network [J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 66 - 71
- [6] An On-Chip BP Learning Neural Network with Ideal Neuron Characteristics and Learning Rate Adaptation [J]. Analog Integrated Circuits and Signal Processing, 2002, 31 : 55 - 62
- [7] Pulse mode multilayer neural network with floating point operation and on-chip learning [J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL II, 2000, : 71 - 76
- [8] Learning performance of frequency-modulation digital neural network with on-chip learning [J]. IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE, 1998, : 557 - 562
- [10] Hardware implementation of an on-chip BP learning neural network with programmable neuron characteristics and learning rate adaptation [J]. IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 212 - 215