Frequency-based multilayer neural network with on-chip learning and enhanced neuron characterisitcs

被引:46
|
作者
Hikawa, H [1 ]
机构
[1] Oita Univ, Dept Comp Sci & Intelligent Syst, Oita 8701192, Japan
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 1999年 / 10卷 / 03期
关键词
backpropagation; frequency modulation; FPGA; multilayer neural network; pulse mode operation;
D O I
10.1109/72.761711
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A new digital architecture of the frequency-based multilayer neural network (MNN) with on-chip learning is proposed. As the signal level is expressed by the frequency, the multiplier is replaced by a simple frequency converter, and the neuron unit uses the voting circuit as the nonlinear adder to improve the nonlinear characteristic, In addition, the pulse multiplier is employed to enhance the neuron characteristics. The backpropagation algorithm is modified for the on-chip learning, The proposed MNN architecture is implemented on field programmable gate arrays (FPGA's) and the various experiments are conducted to test the performance of the system. The experimental results show that the proposed neuron has a very good nonlinear function owing to the voting circuit. The learning behavior of the MNN with on-chip learning is also tested by experiments, which show that the proposed MNN has good learning and generalization capabilities, Simple and modular structure of the proposed MNN leads to a massive parallel and flexible network architecture, which is well suited for very large scale integration (VLSI) implementation.
引用
收藏
页码:545 / 553
页数:9
相关论文
共 50 条
  • [1] Frequency-based multilayer neural network with on-chip learning
    Hikawa, H
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 469 - 472
  • [2] Multilayer neural network with on-chip learning based on frequency-modulated pulse signals and voting neurons
    Hikawa, H
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2001, 84 (01): : 32 - 42
  • [3] Multilayer neural network with on-chip learning based on frequency-modulated pulse signals and voting neurons
    Hikawa, Hiroomi
    [J]. Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), 2001, 84 (01): : 32 - 42
  • [4] An on-chip learning neural network
    Bo, GM
    Caviglia, DD
    Valle, M
    [J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 66 - 71
  • [5] An on-chip BP learning neural network with ideal neuron characteristics and learning rate adaptation
    Lu, C
    Shi, BX
    Chen, L
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 31 (01) : 55 - 62
  • [6] An On-Chip BP Learning Neural Network with Ideal Neuron Characteristics and Learning Rate Adaptation
    Chun Lu
    Bing-Xue Shi
    Lu Chen
    [J]. Analog Integrated Circuits and Signal Processing, 2002, 31 : 55 - 62
  • [7] Pulse mode multilayer neural network with floating point operation and on-chip learning
    Hikawa, H
    [J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL II, 2000, : 71 - 76
  • [8] Learning performance of frequency-modulation digital neural network with on-chip learning
    Hikawa, H
    [J]. IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE, 1998, : 557 - 562
  • [9] An expandable on-chip BP learning neural network chip
    Lu, C
    Shi, BX
    Chen, L
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (05) : 331 - 340
  • [10] Hardware implementation of an on-chip BP learning neural network with programmable neuron characteristics and learning rate adaptation
    Lu, C
    Shi, BX
    Chen, L
    [J]. IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 212 - 215