Immuno-repairing of FPGA designs

被引：0

作者：

Montealegre, Norma ^{[1
]}

Rammig, Franz J. ^{[1
]}

机构：

[1] Heinz Nixdorf Inst, D-33102 Paderborn, Germany

来源：

BIOLOGICALLY-INSPIRED COLLABORATIVE COMPUTING | 2008年 / 268卷

关键词：

autonomic systems; fault tolerance; immunocomputing; FPGA; BIST;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

FPGAs can be used for the design of autonomic reliable systems. Advantages are reconfiguration and flexibility in the design. However commercial FPGAs are first prone to errors. Second, the design flow is not yet supported for the use of fault tolerance techniques like Built-In Self-Tests. Fault tolerance can be reached through error detection and fault recovery. Most error detection techniques are not suitable for on-line detection because of detection times and long and inflexible training. This paper proposes a fault tolerant design for FPGAs. It has a Built-In Self-Test which error evaluation and fault recovery is supported by computing techniques inspired in the Immune System. A fault recovery and a hardware implementation model are also to be presented.

引用

页码：137 / 149

页数：13

共 50 条

[31] FPGA-to-PCB system designs - Optimizing the process
System Design Division, Mentor Graphics Corp., 1811 Pike Rd, Longmont, CO 80501
Adv Packag, 2006, 1 (30-32):
[32] Signature Restoration for Enhancing Robustness of FPGA IP Designs
Long, Jing
Zhang, Dafang
Liang, Wei
Bi, Xia'an
INTERNATIONAL JOURNAL OF INFORMATION SECURITY AND PRIVACY, 2015, 9 (03) : 41 - 56
[33] Challenges and Opportunities with Place and Route of Modern FPGA Designs
Nijssen, Raymond
PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), 2016, : 57 - 57
[34] Efficient Homomorphic Convolution Designs on FPGA for Secure Inference
Hu, Xiao
Li, Minghao
Tian, Jing
Wang, Zhongfeng
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1691 - 1704
[35] Fast Radiation Monitoring in FPGA-based Designs
Leong, C.
Semiao, J.
Santos, M. B.
Teixeira, I. C.
Teixeira, J. P.
Batista, A. J. N.
Goncalves, B.
Marques, J. G.
2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,
[36] StateReveal: Enabling Checkpointing of FPGA Designs with Buried State
Attia, Sameh
Betz, Vaughn
2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), 2020, : 206 - 214
[37] VERIFYING FPGA DESIGNS: SIMULATE, EMULATE, OR HOPE FOR THE BEST?
Wilson, Ron
EDN, 2009, 54 (04) : 22 - 26
[38] A Comparison of FPGA and GPGPU Designs for Bayesian Occupancy Filters
Medina, Luis
Diez-Ochoa, Miguel
Correal, Raul
Cuenca-Asensi, Sergio
Serrano, Alejandro
Godoy, Jorge
Martinez-Alvarez, Antonio
Villagra, Jorge
SENSORS, 2017, 17 (11):
[39] A Novel Identity Authentication for FPGA based IP Designs
Huang, Yin
Liang, Wei
Long, Jing
Xu, Jianbo
Li, Kuan-Ching
2018 17TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (IEEE TRUSTCOM) / 12TH IEEE INTERNATIONAL CONFERENCE ON BIG DATA SCIENCE AND ENGINEERING (IEEE BIGDATASE), 2018, : 1531 - 1536
[40] A novel watermarking technique for LUT based FPGA designs
Carline, D
Coulton, P
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1152 - 1155

← 1 2 3 4 5 →