The challenges of sub-20nm shallow trench isolation etching

被引：0

作者：

Zhou, Hui ^{[1
]}

Ji, Xiaosong ^{[1
]}

Srinivasan, Sunil ^{[1
]}

He, Jim ^{[1
]}

Hua, Xuefeng ^{[1
]}

Agarwal, Ankur ^{[1
]}

Rauf, Shahid ^{[1
]}

Todorow, Valentin N. ^{[1
]}

Choi, Jinhan ^{[1
]}

Khan, Anisul ^{[1
]}

机构：

[1] Appl Mat Inc, Santa Clara, CA 95054 USA

来源：

SOLID STATE TECHNOLOGY | 2013年 / 56卷 / 04期

关键词：

PATTERN COLLAPSE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Major challenges for sub-20nm STI etching include intra-cell depth loading, across-wafer uniformity, etch profile control near the wafer edge, and propensity for pattern collapse.

引用

页码：14 / 18

页数：5

共 50 条

[21] Modelling of the Threshold Voltage Distributions of Sub-20nm NAND Flash Memory
Parnell, Thomas
Papandreou, Nikolaos
Mittelholzer, Thomas
Pozidis, Haralampos
2014 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM 2014), 2014, : 2351 - 2356
[22] Towards high density STT-MRAM at sub-20nm nodes
Nguyen, V. D.
Perrissin, N.
Lequeux, S.
Chatterjee, J.
Title, L.
Auffret, S.
Sousa, R.
Gautier, E.
Vila, L.
Prejbeanu, L.
Dieny, B.
2018 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2018,
[23] Materials Development to Extend ArF Lithography Toward Sub-20nm Patterning
Kimura, Toru
JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2012, 25 (01) : 115 - 119
[24] Thermal stability and Reliability in SiGe pMOSFETs for sub-20nm DRAM applications
Son, Yunik
Noh, Kyung Bong
Aoulaiche, Marc
Ritzenthaler, Romain
Schram, Tom
Spessot, Alessio
Fazan, Pierre
Cho, Moonju
Franco, Jacopo
Horiguchi, Naoto
Thean, Aaron
2014 IEEE 6TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2014,
[25] Novel Flowable CVD Process Technology for sub-20nm Interlayer Dielectrics
Kim, Honggun
Lee, Seungheon
Lee, Jun-Won
Bae, ByeongJu
Choi, YongSoon
Koh, Young-Ho
Yi, Hayoung
Hong, Eunkee
Kang, Mansug
Nam, Seok Woo
Kang, Ho-Kyu
Chung, Chilhee
Park, Jinhyung
Cho, Namjin
Lee, Seungmoo
2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
[26] Study of Cut Mask Lithography Options for Sub-20nm Metal Routing
Wang, Yan
Kim, Ryoung-Han
Yuan, Lei
Chunder, Anindarupa
Wang, Chenchen
Zeng, Jia
Woo, Youngtag
Kye, Jongwook
OPTICAL MICROLITHOGRAPHY XXVIII, 2015, 9426
[27] Novel shallow trench isolation process using flowable oxide CVD for sub-100nm DRAM
Chung, SW
Ahn, ST
Sohn, HC
Ku, J
Park, S
Song, YW
Park, HS
Lee, SD
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 233 - 236
[28] Challenges in hardening technologies using shallow-trench isolation
Shaneyfelt, MR
Dodd, PE
Draper, BL
Flores, RS
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1998, 45 (06) : 2584 - 2592
[29] Challenges in hardening technologies using shallow-trench isolation
Sandia Natl Lab, Albuquerque, United States
IEEE Trans Nucl Sci, 6 pt 1 (2584-2592):
[30] Scaling challenges for 0.13 μm generation shallow trench isolation
Kuhn, KJ
Mei, D
Post, I
Neirynck, J
2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 187 - 190

← 1 2 3 4 5 →