Study of Cut Mask Lithography Options for Sub-20nm Metal Routing

被引:0
|
作者
Wang, Yan [1 ]
Kim, Ryoung-Han [2 ]
Yuan, Lei [1 ]
Chunder, Anindarupa [1 ]
Wang, Chenchen [1 ]
Zeng, Jia [1 ]
Woo, Youngtag [1 ]
Kye, Jongwook [1 ]
机构
[1] GLOBALFOUNDRIES, Santa Clara, CA 95054 USA
[2] GLOBALFOUNDRIES, Albany, NY 12203 USA
来源
关键词
sub-20nm half pitch patterning; cut mask; double patterning; triple patterning; quadruple pattering; EUV; placement; routing;
D O I
10.1117/12.2085716
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Printing contact-like cut mask form the line end of very dense pitches is imposing a significant challenge to lithography. Various lithography options including optical multi-patterning and EUV have been considered for sub-20nm half pitch metal line cut process. Different lithography solutions of cut mask will impose different design restrictions and thus lead to different scalability of chip. In this paper, we will study routing limitations of sub-20nm half pitch metal lines cut with various optical and EUV lithography options. Key metal routing rules for each cut mask option will be derived based on study of forbidden cut mask configurations. The associated logic area impact will be derived based on real digital design.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] EUV mask inspection study for sub-20nm device
    Shin, Inkyun
    Yoon, Gisung
    Na, Ji Hoon
    Chung, Paul D. H.
    Jeon, Chanuk
    PHOTOMASK TECHNOLOGY 2012, 2012, 8522
  • [2] Materials Challenges for sub-20nm lithography
    Thackeray, James W.
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVIII, 2011, 7972
  • [3] Manufacturability of computation lithography mask: Current limit and requirements for sub-20nm node
    Choi, Jin
    Kang, In-Yong
    Park, Ji Soong
    Shin, In Kyun
    Jeon, Chan-Uk
    OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
  • [4] Materials Development to Extend ArF Lithography Toward Sub-20nm Patterning
    Kimura, Toru
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2012, 25 (01) : 115 - 119
  • [5] Electrical validation of the integration of 193i and DSA for sub-20nm metal cut patterning
    Liu, Chi-Chun
    Farrell, Richard
    Lai, Kafai
    Mignot, Yann
    Liu, Eric
    Guo, Jing
    Ido, Yasuyuki
    Muramatsu, Makoto
    Felix, Nelson
    Hetzer, David
    Ko, Akiteru
    Arnold, John
    Corliss, Daniel
    NOVEL PATTERNING TECHNOLOGIES FOR SEMICONDUCTORS, MEMS/NEMS, AND MOEMS 2019, 2019, 10958
  • [6] Sub-20nm Logic Lithography Optimization with Simple OPC and Multiple Pitch Division
    Smayling, Michael C.
    Axelrad, Valery
    Tsujita, Koichiro
    Yaegashi, Hidetami
    Nakayama, Ryo
    Oyama, Kenichi
    Gyoda, Yuichi
    OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2, 2012, 8326
  • [7] An improved method for characterizing photoresist lithographic and defectivity performance for sub-20nm node lithography
    Amblard, Gilles
    Purdy, Sara
    Cooper, Ryan
    Hockaday, Marjory
    ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXIII, 2016, 9779
  • [8] A Study on the use of Parallel Wiring Techniques for Sub-20nm Designs
    Ewetz, Rickard
    Liu, Wen-Hao
    Chao, Kai-Yuan
    Wang, Ting-Chi
    Koh, Cheng-Kok
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 129 - 134
  • [9] Sub-20nm patterning of thin layer WSe2 by scanning probe lithography
    Dago, Arancha I.
    Ryu, Yu K.
    Garcia, Ricardo
    APPLIED PHYSICS LETTERS, 2016, 109 (16)
  • [10] Computational Study of Line Tip Printability of Sub-20nm Technology
    Yuan, Lei
    Wallow, Thomas
    Civay, Deniz
    Jang, Linus
    Kye, Jongwook
    Levinson, Harry
    Singh, Sohan
    Kelling, Mark
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY III, 2012, 8322