共 50 条
- [32] A constructive algorithm for reversible logic synthesis 2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 2401 - 2406
- [33] Primitive components of Reversible Logic Synthesis 2016 SECOND INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2016, : 649 - 654
- [34] Six synthesis methods for reversible logic OPEN SYSTEMS & INFORMATION DYNAMICS, 2007, 14 (01): : 91 - 116
- [35] Reversible Logic Synthesis Using Binary Decision Diagrams With Exploiting Efficient Reordering Operators IEEE ACCESS, 2020, 8 (08): : 156001 - 156016
- [37] Synthesis of multipurpose reversible logic gates EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 259 - 266
- [38] A Novel Method of Synthesizing Reversible Logic 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2857 - 2860
- [39] An Efficient Formula Synthesis Method with Past Signal Temporal Logic IFAC PAPERSONLINE, 2019, 52 (11): : 43 - 48
- [40] Unlocking Efficiency and Scalability of Reversible Logic Synthesis using Conventional Logic Synthesis 2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,