An Efficient Synthesis Method for Ternary Reversible Logic

被引:0
|
作者
Basu, Saikat [1 ]
Mandal, Sudhindu Bikash [2 ]
Chakrabarti, Amlan [2 ]
Sur-Kolay, Susmita [1 ]
机构
[1] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata, India
[2] Univ Calcutta, AK Choudhury Sch IT, Kolkata, India
关键词
Degree of adjacency; Prime implicants; Projection Operators; Muthukrishnan-Stroud gates; MINIMIZATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
While the role of ternary reversible and quantum computation has been growing, synthesis methodologies for such logic, have been addressed in only a few works. A reversible ternary logic function can be expressed as minterms by using projection operators. In this paper, a novel realization of the projection operators using a minimum number of permutative ternary Muthukrishnan-Stroud (M-S) gates is presented. Next, an efficient method for logic simplification for ternary reversible logic is proposed. This method along with the new construction of projection operators yields significantly lower gate cost of approximately 31% less than that obtained by earlier methodologies, for the synthesis of ternary benchmark circuits.
引用
收藏
页码:2306 / 2309
页数:4
相关论文
共 50 条
  • [31] Cofactor Sharing for Reversible Logic Synthesis
    Shafaei, Alireza
    Saeedi, Mehdi
    Pedram, Massoud
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2014, 11 (02)
  • [32] A constructive algorithm for reversible logic synthesis
    Yang, Guowu
    Xie, Fei
    Song, Xiaoyu
    Hung, William N. N.
    Perkowski, Marek A.
    2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 2401 - 2406
  • [33] Primitive components of Reversible Logic Synthesis
    Thakral, Shaveta
    Bansal, Dipali
    Chakarvarti, S. K.
    2016 SECOND INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2016, : 649 - 654
  • [34] Six synthesis methods for reversible logic
    Van Rentergem, Yvan
    De Vos, Alexis
    De Keyser, Koen
    OPEN SYSTEMS & INFORMATION DYNAMICS, 2007, 14 (01): : 91 - 116
  • [35] Reversible Logic Synthesis Using Binary Decision Diagrams With Exploiting Efficient Reordering Operators
    Abdalhaq, Baker K.
    Awad, Ahmed
    Hawash, Amjad
    IEEE ACCESS, 2020, 8 (08): : 156001 - 156016
  • [36] An algorithm for synthesis of reversible logic circuits
    Gupta, Pallav
    Agrawal, Abhinav
    Jha, Niraj K.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2317 - 2330
  • [37] Synthesis of multipurpose reversible logic gates
    Kerntopf, P
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 259 - 266
  • [38] A Novel Method of Synthesizing Reversible Logic
    Pang, Yu
    Lin, Jinzhao
    Sultana, Sayeeda
    Radecka, Katarzyna
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2857 - 2860
  • [39] An Efficient Formula Synthesis Method with Past Signal Temporal Logic
    Ergurtuna, Mert
    Gol, Ebru Aydin
    IFAC PAPERSONLINE, 2019, 52 (11): : 43 - 48
  • [40] Unlocking Efficiency and Scalability of Reversible Logic Synthesis using Conventional Logic Synthesis
    Soeken, Mathias
    Chattopadhyay, Anupam
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,