An Efficient Formula Synthesis Method with Past Signal Temporal Logic

被引:5
|
作者
Ergurtuna, Mert [1 ]
Gol, Ebru Aydin [1 ]
机构
[1] Middle East Tech Univ, Comp Engn, Ankara, Turkey
来源
IFAC PAPERSONLINE | 2019年 / 52卷 / 11期
关键词
Signal Temporal Logic; Formal methods; Formula Synthesis;
D O I
10.1016/j.ifacol.2019.09.116
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, we propose a novel method to find temporal properties that lead to the unexpected behaviors from labeled dataset. We express these properties in past time Signal Temporal Logic (ptSTL). First, we present a novel approach for finding parameters of a template ptSTL formula, which extends the results on monotonicity based parameter synthesis. The proposed method optimizes a given monotone criteria while bounding an error. Then, we employ the parameter synthesis method in an iterative unguided formula synthesis framework. In particular, we combine optimized formulas iteratively to describe the causes of the labeled events while bounding the error. We illustrate the proposed framework on two examples. (C) 2019, IFAC (International Federation of Automatic Control) Hosting by Elsevier Ltd. All rights reserved.
引用
收藏
页码:43 / 48
页数:6
相关论文
共 50 条
  • [1] Parameter Synthesis for Signal Temporal Logic
    Donze, Alexandre
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2014, (145): : 3 - +
  • [2] Signal Temporal Logic Synthesis as Probabilistic Inference
    Lee, Ki Myung Brian
    Yoo, Chanyeol
    Fitch, Robert
    2021 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA 2021), 2021, : 5483 - 5489
  • [3] Efficient Online Monitoring and Formula Synthesis with Past STL
    Gol, Ebru Aydin
    2018 5TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT), 2018, : 916 - 921
  • [4] Temporal Relaxation of Signal Temporal Logic Specifications for Resilient Control Synthesis
    Buyukkocak, Ali Tevfik
    Aksaray, Derya
    2022 IEEE 61ST CONFERENCE ON DECISION AND CONTROL (CDC), 2022, : 2890 - 2896
  • [5] On Signal Temporal Logic
    Donze, Alexandre
    RUNTIME VERIFICATION, RV 2013, 2013, 8174 : 382 - 383
  • [6] Temporal logic with forgettable past
    Laroussinie, F
    Markey, N
    Schnoebelen, P
    17TH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, PROCEEDINGS, 2002, : 383 - 392
  • [7] On the Use of Genetic Algorithms for Synthesis of Signal Temporal Logic Formulas
    Aydin, Sertac Kagan
    Gol, Ebru Aydin
    2018 26TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2018,
  • [8] Efficient SMT-Based Model Checking for Signal Temporal Logic
    Lee, Jia
    Yu, Geunyeol
    Bae, Kyungmin
    2021 36TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING ASE 2021, 2021, : 343 - 354
  • [9] Modularized Control Synthesis for Complex Signal Temporal Logic Specifications
    Zhang, Zengjie
    Haesaert, Sofie
    2023 62ND IEEE CONFERENCE ON DECISION AND CONTROL, CDC, 2023, : 7856 - 7861
  • [10] Diagnosis and Repair for Synthesis from Signal Temporal Logic Specifications
    Ghosh, Shromona
    Sadigh, Dorsa
    Nuzzo, Pierluigi
    Raman, Vasumathi
    Donze, Alexandre
    Sangiovanni-Vincentelli, Alberto
    Sastry, S. Shankar
    Seshia, Sanjit A.
    HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2016, : 31 - 40