An Efficient Formula Synthesis Method with Past Signal Temporal Logic

被引:5
|
作者
Ergurtuna, Mert [1 ]
Gol, Ebru Aydin [1 ]
机构
[1] Middle East Tech Univ, Comp Engn, Ankara, Turkey
来源
IFAC PAPERSONLINE | 2019年 / 52卷 / 11期
关键词
Signal Temporal Logic; Formal methods; Formula Synthesis;
D O I
10.1016/j.ifacol.2019.09.116
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, we propose a novel method to find temporal properties that lead to the unexpected behaviors from labeled dataset. We express these properties in past time Signal Temporal Logic (ptSTL). First, we present a novel approach for finding parameters of a template ptSTL formula, which extends the results on monotonicity based parameter synthesis. The proposed method optimizes a given monotone criteria while bounding an error. Then, we employ the parameter synthesis method in an iterative unguided formula synthesis framework. In particular, we combine optimized formulas iteratively to describe the causes of the labeled events while bounding the error. We illustrate the proposed framework on two examples. (C) 2019, IFAC (International Federation of Automatic Control) Hosting by Elsevier Ltd. All rights reserved.
引用
收藏
页码:43 / 48
页数:6
相关论文
共 50 条
  • [21] Online control synthesis for uncertain systems under signal temporal logic specifications
    Yu, Pian
    Gao, Yulong
    Jiang, Frank J.
    Johansson, Karl H.
    Dimarogonas, Dimos V.
    INTERNATIONAL JOURNAL OF ROBOTICS RESEARCH, 2024, 43 (06): : 765 - 790
  • [22] Reachability-based Control Synthesis under Signal Temporal Logic Specifications
    Ren, Wei
    Jungers, Raphael
    2022 AMERICAN CONTROL CONFERENCE, ACC, 2022, : 2078 - 2083
  • [23] Efficient Normalization of Linear Temporal Logic
    Esparza, Javier
    Rubio, Ruben
    Sickert, Salomon
    JOURNAL OF THE ACM, 2024, 71 (02)
  • [24] Resource efficient personalized ECG beat classification via temporal logic synthesis
    Zhou, Jun
    Wong, Weng-Fai
    2019 IEEE 19TH INTERNATIONAL CONFERENCE ON BIOINFORMATICS AND BIOENGINEERING (BIBE), 2019, : 374 - 377
  • [25] Mixed-Time Signal Temporal Logic
    Ferrere, Thomas
    Maler, Oded
    Nickovic, Dejan
    FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS (FORMATS 2019), 2019, 11750 : 59 - 75
  • [26] Robust Online Monitoring of Signal Temporal Logic
    Deshmukh, Jyotirmoy V.
    Donze, Alexandre
    Ghosh, Shromona
    Jin, Xiaoqing
    Juniwal, Garvit
    Seshia, Sanjit A.
    RUNTIME VERIFICATION, RV 2015, 2015, 9333 : 55 - 70
  • [27] Temporal Logic Robustness for General Signal Classes
    Abbas, Houssam
    Pant, Yash Vardhan
    Mangharam, Rahul
    PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), 2019, : 45 - 56
  • [28] Online Reset for Signal Temporal Logic Monitoring
    Zhang, Zhenya
    Arcaini, Paolo
    Xie, Xuan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 4421 - 4432
  • [29] Signal Temporal Logic Neural Predictive Control
    Meng, Yue
    Fan, Chuchu
    IEEE ROBOTICS AND AUTOMATION LETTERS, 2023, 8 (11) : 7719 - 7726
  • [30] From Signal Temporal Logic to FPGA Monitors
    Jaksic, Stefan
    Bartocci, Ezio
    Grosu, Radu
    Kloibhofer, Reinhard
    Thang Nguyen
    Nickovic, Dejan
    2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), 2015, : 218 - 227