共 50 条
- [3] Design and implementation of word-parallel digital associative memories [J]. Oike, Y. (y-oike@silicon.u-tokyo.ac.jp), IEEE Solid-State Circuit Society; IEEE SSCS Region 10 Chapters (Institute of Electrical and Electronics Engineers Inc.):
- [4] Word-parallel Associative Memory for k-Nearest-Neighbor with Configurable Storage Space of Reference Vectors [J]. 2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 197 - 200
- [5] Design and implementation of word-parallel digital associative memories [J]. PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 428 - 429
- [6] A sub-word parallel digital signal processor for wireless communication systems [J]. 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 287 - 290
- [8] Design of a CORDIC processor for mixed-signal A/D conversion [J]. IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 733 - 737
- [10] A Hardware Implementation of Word-Parallel Bit-Serial Polynomial Basis Multiplier [J]. COMPUTER APPLICATIONS FOR GRAPHICS, GRID COMPUTING, AND INDUSTRIAL ENVIRONMENT, 2012, 351 : 176 - +