Rotating ultrasonic signal vectors with a word-parallel CORDIC processor

被引:2
|
作者
Paplinski, AP [1 ]
Bhattacharjee, N [1 ]
Greif, C [1 ]
机构
[1] Monash Univ, Clayton, Vic 3168, Australia
关键词
D O I
10.1109/DSD.2001.952290
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The CORDIC algorithm is an iterative method for the efficient computation of vector rotations and several other trigonometric and hyperbolic functions. We have developed a fast, redundant, constant-scale factor, word-parallel implementation of a CORDIC algorithm to rotate ultrasonic signal vectors. The implementation is an improvement of a similar 1996 algorithm known as the differential CORDIC. The CORDIC processor is a part of an ultrasonic imaging system tinder development and has been implemented rising logic synthesis of VHDL descriptions on a Xilinx Virtex 800 FPGA. The algorithm has been simulated with MATLAB. The results of simulation and testing of the CORDIC rotator using a novel VHDL testbench have been presented. The error resulting from truncations is well within the expected limit.
引用
收藏
页码:254 / 261
页数:8
相关论文
共 50 条
  • [1] A COMBINATIONAL WORD-PARALLEL AND BIT-PARALLEL ASSOCIATIVE PROCESSOR
    LO, HY
    HSU, F
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 62 (04) : 589 - 598
  • [2] Word-parallel CRC computation on VLIW DSP
    Hubaux, D
    Legat, JD
    [J]. ELECTRONICS LETTERS, 2002, 38 (02) : 64 - 65
  • [3] Design and implementation of word-parallel digital associative memories
    [J]. Oike, Y. (y-oike@silicon.u-tokyo.ac.jp), IEEE Solid-State Circuit Society; IEEE SSCS Region 10 Chapters (Institute of Electrical and Electronics Engineers Inc.):
  • [4] Word-parallel Associative Memory for k-Nearest-Neighbor with Configurable Storage Space of Reference Vectors
    An, Fengwei
    Mihara, Keisuke
    Yamasaki, Shogo
    Chen, Lei
    Mattausch, Hans Jurgen
    [J]. 2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 197 - 200
  • [5] Design and implementation of word-parallel digital associative memories
    Oike, Y
    Ikeda, M
    Asada, K
    [J]. PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 428 - 429
  • [6] A sub-word parallel digital signal processor for wireless communication systems
    Huang, YH
    Chiueh, TD
    [J]. 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 287 - 290
  • [7] Design of a CORDIC processor for mixed-signal A/D conversion
    Yeary, MB
    Fink, RJ
    Sundaresan, H
    Guidry, DW
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2002, 51 (04) : 804 - 809
  • [8] Design of a CORDIC processor for mixed-signal A/D conversion
    Yeary, MB
    [J]. IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 733 - 737
  • [9] K-Nearest Neighbor Associative Memory with Reconfigurable Word-Parallel Architecture
    An, Fengwei
    Mihara, Keisuke
    Yamasaki, Shogo
    Chen, Lei
    Mattausch, Hans Juergen
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (04) : 405 - 414
  • [10] A Hardware Implementation of Word-Parallel Bit-Serial Polynomial Basis Multiplier
    Cho, Yong Suk
    Choi, Jae Yeon
    [J]. COMPUTER APPLICATIONS FOR GRAPHICS, GRID COMPUTING, AND INDUSTRIAL ENVIRONMENT, 2012, 351 : 176 - +