Design and implementation of word-parallel digital associative memories

被引：0
|
作者：
机构：
[1] Oike, Yusuke
[2] 1,Ikeda, Makoto
[3] 1,Asada, Kunihiro
来源：
Oike, Y. (y-oike@silicon.u-tokyo.ac.jp) | / IEEE Solid-State Circuit Society; IEEE SSCS Region 10 Chapters卷 / Institute of Electrical and Electronics Engineers Inc.期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Design and implementation of word-parallel digital associative memories
    Oike, Y
    Ikeda, M
    Asada, K
    [J]. PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 428 - 429
  • [2] A COMBINATIONAL WORD-PARALLEL AND BIT-PARALLEL ASSOCIATIVE PROCESSOR
    LO, HY
    HSU, F
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 62 (04) : 589 - 598
  • [3] A word-parallel digital associative engine with wide search range based on Manhattan distance
    Oike, Y
    Ikeda, M
    Asada, K
    [J]. PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 295 - 298
  • [4] K-Nearest Neighbor Associative Memory with Reconfigurable Word-Parallel Architecture
    An, Fengwei
    Mihara, Keisuke
    Yamasaki, Shogo
    Chen, Lei
    Mattausch, Hans Juergen
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (04) : 405 - 414
  • [5] PARALLEL IMPLEMENTATION OF ASSOCIATIVE MEMORIES FOR IMAGE CLASSIFICATION
    PAGANO, F
    PARODI, G
    ZUNINO, R
    [J]. PARALLEL COMPUTING, 1993, 19 (06) : 667 - 684
  • [6] A Hardware Implementation of Word-Parallel Bit-Serial Polynomial Basis Multiplier
    Cho, Yong Suk
    Choi, Jae Yeon
    [J]. COMPUTER APPLICATIONS FOR GRAPHICS, GRID COMPUTING, AND INDUSTRIAL ENVIRONMENT, 2012, 351 : 176 - +
  • [7] FPGA implementation of parallel Alpha-Beta Associative Memories
    Aldape-Perez, Mario
    Yanez-Marquez, Cornelio
    Jose Arguelles-Cruz, Amadeo
    [J]. IMAGE ANALYSIS AND RECOGNITION, PROCEEDINGS, 2008, 5112 : 1081 - 1090
  • [8] Word-parallel Associative Memory for k-Nearest-Neighbor with Configurable Storage Space of Reference Vectors
    An, Fengwei
    Mihara, Keisuke
    Yamasaki, Shogo
    Chen, Lei
    Mattausch, Hans Jurgen
    [J]. 2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 197 - 200
  • [9] Word-parallel CRC computation on VLIW DSP
    Hubaux, D
    Legat, JD
    [J]. ELECTRONICS LETTERS, 2002, 38 (02) : 64 - 65
  • [10] Implementation of Associative Memories.
    Gall, R.
    Nagl, M.
    [J]. Elektronische Rechenanlagen mit Computer Praxis, 1981, 23 (02): : 61 - 71
12345