Rounding Technique Analysis for Power-Area & Energy Efficient Approximate Multiplier Design

被引:0
|
作者
Lohray, Priyanka [1 ]
Gali, Satwik [1 ]
Rangisetti, Srirathan [1 ]
Nikoubin, Tooraj [1 ]
机构
[1] Texas Tech Univ, Elect & Comp Engn Dept, Lubbock, TX 79409 USA
关键词
Data Processing; Digital Arithmetic; Approximate computing; Energy efficient; Hi-performance; Rounding Technique;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Approximate computing is one of best suited efficient data processing for error resilient applications, such as signal and image processing, computer vision, machine learning, data mining etc. Approximate computing reduces accuracy which is acceptable as a cost of increasing the circuit characteristics depends on the application. Desirable accuracy is the threshold point for controlling the trade off, between accuracy and circuit characteristics under the control of the circuit designer. In this work, the rounding technique is introduced as an efficient method for controlling this trade off. In this regard multiplier circuits as a critical building block for computing in most of the processors have been considered for the evaluation of the rounding technique efficiency. The impact of the rounding method is investigated by comparison of circuit characteristics for three multipliers. These three multipliers are the conventional Wallace tree accurate multiplier, DRUM [4] the recently proposed approximate multiplier and the rounded based approximate multiplier proposed in this work. Simulation results for three selected technologies show significant improvement on the circuit characteristics in terms of power, area, speed, and energy for proposed multiplier in comparison with their counterparts. Input data rounding pattern and the probability of the repetition for rounded values has been introduced as two essential items to control the level of the accuracy for each range of the data with minimum cost on the hardware.
引用
收藏
页码:420 / 425
页数:6
相关论文
共 50 条
  • [1] Design of Power and Area Efficient Lower-Part-OR Approximate Multiplier
    Guo, Yi
    Sun, Heming
    Kimura, Shinji
    [J]. PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2110 - 2115
  • [2] Reconfigurable Rounding Based Approximate Multiplier for Energy Efficient Multimedia Applications
    Garg, Bharat
    Patel, Sujit
    [J]. WIRELESS PERSONAL COMMUNICATIONS, 2021, 118 (02) : 919 - 931
  • [3] Reconfigurable Rounding Based Approximate Multiplier for Energy Efficient Multimedia Applications
    Bharat Garg
    Sujit Patel
    [J]. Wireless Personal Communications, 2021, 118 : 919 - 931
  • [4] Design and Performance Analysis of Rounding Approximate Multiplier for Signal Processing Applications
    Sravanthi, V. Naga
    Terlapu, Sudheer Kumar
    [J]. SMART INTELLIGENT COMPUTING AND APPLICATIONS, VOL 2, 2020, 160 : 395 - 403
  • [5] Efficient Design of Rounding-Based Approximate Multiplier Using Modified Karatsuba Algorithm
    Rao, E. Jagadeeswara
    Rao, K. Tarakeswara
    Ramya, K. Sudha
    Ajaykumar, D.
    Trinadh, R.
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (05): : 567 - 574
  • [6] Efficient Design of Rounding-Based Approximate Multiplier Using Modified Karatsuba Algorithm
    E. Jagadeeswara Rao
    K. Tarakeswara Rao
    K. Sudha Ramya
    D. Ajaykumar
    R. Trinadh
    [J]. Journal of Electronic Testing, 2022, 38 : 567 - 574
  • [7] Design and realization of area-efficient approximate multiplier structures for
    Anguraj, Parthibaraj
    Krishnan, Thiruvenkadam
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2023, 102
  • [8] Design and Analysis of Area and Power Efficient Approximate Booth Multipliers
    Venkatachalam, Suganthi
    Adams, Elizabeth
    Lee, Hyuk Jae
    Ko, Seok-Bum
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (11) : 1697 - 1703
  • [9] Low Power-Area Efficient Design of 1 bit Full Adder
    Yazhini, G.
    Rajendiran, M.
    [J]. 2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 1679 - 1683
  • [10] Error Correctable Approximate Multiplier With Area/Power Efficient Design through Mixed CMOS/PTL
    Arifeen, Tooba
    Hassan, Abdus Sami
    Lee, Jeong A.
    [J]. 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 190 - 195