A Study of Path Delay Variations in the Presence of Uncorrelated Power and Ground Supply Noise

被引：0

作者：

Todri, A. ^{[1
]}

Bosio, A. ^{[1
]}

Dilillo, L. ^{[1
]}

Girard, P. ^{[1
]}

Pravossoudovitch, S. ^{[1
]}

Virazel, A. ^{[1
]}

机构：

[1] Univ Montpellier 2, CNRS, LIRMM, Montpellier, France

来源：

2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS) | 2011年

关键词：

path delay; IR drop; ground bounce; resonance frequency;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

As technology scales down, the effects of power supply noise and ground bounce are becoming significantly important. In the existing literature, it has been shown that excessive power supply noise can affect the path delay, while ground bounce is either neglected or assumed similar to power supply noise. In this work, we present a detailed study of combined and uncorrelated power supply noise and ground bounce and their impact on the path delay. Our analyses show that different combination of power supply noise and ground bounce can lead to either delay speed-up or slow-down. Furthermore, our study shows the degrading influence of supply noise resonance on the path delay. We perform HSPICE simulations for path delay analysis on various technology nodes i.e. 130nm, 90nm, 65nm and 45nm

引用

页码：189 / 194

页数：6

共 50 条

[1] Path Delay Test in the Presence of Multi-Aggressor Crosstalk, Power Supply Noise and Ground Bounce
Asokan, A.
Todri-Sania, A.
Bosio, A.
Dilillo, L.
Girard, P.
Pravossoudovitch, S.
Virazel, A.
[J]. PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 207 - 212
[2] Uncorrelated Power Supply Noise and Ground Bounce Consideration for Test Pattern Generation
Todri, Aida
Bosio, Alberto
Dilillo, Luigi
Girard, Patrick
Virazel, Arnaud
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (05) : 958 - 970
[3] Buffer delay change in the presence of power and ground noise
Chen, LH
Marek-Sadowska, M
Brewer, F
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (03) : 461 - 473
[4] Analysis of power supply noise in the presence of process variations
Ghanta, Praveen
Vrudhula, Sarma
[J]. IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (03): : 256 - 266
[5] Estimating Power Supply Noise and Its Impact on Path Delay
Rao, Sushmita Kadiyala
Sathyanarayana, Chaitra
Kallianpur, Ajay
Robucci, Ryan
Patel, Chintan
[J]. 2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 276 - 281
[6] Timing analysis in presence of power supply and ground voltage variations
Ahmadi, R
Najm, FN
[J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 176 - 183
[7] Framework for Dynamic Estimation of Power-Supply Noise and Path Delay
Rao, Sushmita Kadiyala
Robucci, Ryan
Patel, Chintan
[J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 272 - 277
[8] Robust test generation for power supply noise induced path delay faults
Fu, Xiang
Li, Huawei
Hu, Yu
Li, Xiaowei
[J]. 2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 625 - 628
[9] Power supply noise in delay testing
Wang, Jing
Walker, D. M. H.
Majhi, Ananta
Kruseman, Bram
Gronthoud, Guido
Villagra, Luis Elvira
van de Wiel, Paul
Eichenberger, Stefan
[J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 510 - +
[10] Scalable Dynamic Technique for Accurately Predicting Power-Supply Noise and Path Delay
Rao, Sushmita Kadiyala
Robucci, Ryan
Patel, Chintan
[J]. 2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,

← 1 2 3 4 5 →