A VLSI-Efficient Signed Magnitude Comparator for {2n-1, 2n,2n+1-1} RNS

被引:0
|
作者
Kumar, Sachin [1 ]
Chang, Chip-Hong [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore, Singapore
关键词
RESIDUE NUMBER SYSTEM; CHINESE REMAINDER THEOREM; ALGORITHM;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Comparison of residue representations in signed Residue Number System (RNS) involves sign detection and magnitude comparison. Both are difficult operations in RNS. This paper proposes a new signed magnitude comparator for the three-moduli set RNS {2(n)-1, 2(n), 2(n+1)-1}. Two subrange identifiers are computed to simplify sign detection and accelerate the magnitude comparison without requiring full reverse conversion, large modulo adders or lookup tables. Synthesis results in 65 nm CMOS standard cell implementation show that it even outperforms the most efficient unsigned magnitude comparator for equally balanced special three-moduli set by significant margin in terms of area, delay and power consumption.
引用
收藏
页码:1966 / 1969
页数:4
相关论文
共 50 条
  • [1] Efficient VLSI Implementation of 2n Scaling of Signed Integer in RNS {2n-1, 2n, 2n+1}
    Tay, Thian Fatt
    Chang, Chip-Hong
    Low, Jeremy Yung Shern
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) : 1936 - 1940
  • [2] A Scaling-Assisted Signed Integer Comparator for the Balanced Five-Moduli Set RNS {2n-1, 2n, 2n+1, 2n+1-1, 2n-1-1}
    Kumar, Sachin
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (12) : 3521 - 3533
  • [3] Memoryless RNS-to-Binary Converters for the {2n+1-1, 2n, 2n-1} Moduli Set
    Gbolagade, Kazeem Alagbe
    Voicu, George Razvan
    Cotofana, Sorin Dan
    21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
  • [4] Fast Sign Detection Algorithm for the RNS Moduli Set {2n+1-1, 2n-1, 2n}
    Xu, Minghe
    Bian, Zhenpeng
    Yao, Ruohe
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (02) : 379 - 383
  • [5] Efficient VLSI design of residue-to-binary converter for the moduli set (2n, 2n+1-1, 2n-1)
    Lin, Su-Hon
    Sheu, Ming-Hwa
    Wang, Chao-Hsiang
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (07): : 2058 - 2060
  • [6] Efficient RNS to binary converters for the new 4-moduli set {2n, 2n+1-1, 2n-1, 2n-1-1}
    Esmaeildoust, Mohammad
    Navi, Keivan
    Taheri, MohammadReza
    Molahosseini, Amir Sabbagh
    Khodambashi, Siavash
    IEICE ELECTRONICS EXPRESS, 2012, 9 (01): : 1 - 7
  • [7] An Efficient 2n RNS Scaler for Moduli Set {2n-1, 2n, 2n+1}
    Ye, Yanlong
    Ma, Shang
    Hu, Jianhao
    ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 2, 2008, : 511 - 515
  • [8] A VLSI Efficient Programmable Power-of-Two Scaler for {2n-1, 2n, 2n+1} RNS
    Low, Jeremy Yung Shern
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (12) : 2911 - 2919
  • [9] Efficient reverse converters for four-moduli sets {2n-1, 2n, 2n+1, 2n+1-1} and {2n-1, 2n, 2n+1, 2n-1-1}
    Cao, B
    Srikanthan, T
    Chang, CH
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (05): : 687 - 696
  • [10] RNS-to-binary converters for two four-moduli sets {2n-1,2n, 2n+1, 2n+1-1} and {2n-1, 2n, 2n+1, 2n+1+1}
    Mohan, P. V. Ananda
    Premkumar, A. B.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1245 - 1254