共 50 条
- [41] Residue adder design for the modulo set {2n-1; 2n; 2n+1-1} and its application in DCT architecture for HEVC 2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,
- [42] AN RNS TO BINARY CONVERTER IN 2N + 1, 2N, 2N - 1 MODULI SET IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (07): : 480 - 482
- [43] Efficient MRC-Based Residue to Binary Converters for the New Moduli Sets {22n, 2n-1, 2n+1-1} and {22n, 2n-1, 2n-1-1} IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (09): : 1628 - 1638
- [44] Fast sign-detection algorithm for residue number system moduli set {2n-1, 2n, 2n+1-1} IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (02): : 54 - 58
- [47] Efficient 1-out-of-3 Binary Signed-Digit Multiplier for the moduli set {2n-1, 2n, 2n+1} 2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 123 - 124
- [48] Efficient VLSI design for RNS reverse converter based on new moduli set (2n-1, 2n+1, 22n+1) 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 2020 - +
- [49] IMAGE ENCRYPTION AND DECRYPTION IN RNS DOMAIN BASED ON {2n, 22n+1-1, 2n+1, 2n-1} MODULI SET PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 414 - 418