Fast and Power-Efficient Hardware Implementation of a Routing scheme for WSNs

被引:0
|
作者
Mplemenos, Georgios-Grigorios [1 ]
Papaefstathiou, Ioannis [1 ]
机构
[1] Tech Univ Crete, Dept Elect & Comp Engn, Khania, Greece
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the most rapidly expanding areas, nowadays, in networking systems is the Wireless Sensor Network (WSN). Typically WSNs rely on multi-hop routing protocols which must be able to establish communication among nodes and guarantee packet deliveries. In this paper, we present a novel approach for the implementation of the WSN routing protocols, which takes advantage of modern FPGAs in order to provide faster routing decisions while consuming significantly less energy than existing systems. Despite our focus on a particular routing protocol (GPSR), the platform developed has the additional advantage that due to the reconfigurability feature of the FPGA it can efficiently execute different routing protocols based on the requirements of the different WSN applications. As our real world experiments demonstrate, we accelerated the execution of the most widely used WSN routing protocol (GPSR) by at least 31 times when compared to the speed achieved when the exact same protocol is executed on a low power Intel Atom processor. More importantly by utilizing a high-end FPGA the overall energy consumption was reduced by more than 90%.
引用
下载
收藏
页码:1710 / 1714
页数:5
相关论文
共 50 条
  • [21] Power-efficient routing (PER) mechanism for ODMA systems
    Cheng, RG
    Cheng, SM
    Lin, P
    2005 INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS, COMMUNICATIONS AND MOBILE COMPUTING, VOLS 1 AND 2, 2005, : 129 - 134
  • [22] Fast and power-efficient CMOS subranging ADCs
    van der Goes, F. M. L.
    Mulder, J.
    Ward, C. M.
    Lin, C. -H.
    Kruse, D.
    Westra, J. R.
    Lugthart, M.
    Arslan, E.
    Bajdechi, O.
    van de Plassche, R. J.
    Bult, K.
    ANALOG CIRCUIT DESIGN: HIGH-SPEED A-D CONVERTERS, AUTOMOTIVE ELECTRONICS AND ULTRA-LOW POWER WIRELESS, 2006, : 53 - 71
  • [23] Power-efficient Hierarchical Data Aggregation using Compressive Sensing in WSNs
    Xu, Xi
    Ansari, Rashid
    Khokhar, Ashfaq
    2013 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2013, : 1769 - 1773
  • [24] Low power hardware implementation of the fast and efficient lossless image compression system
    Xue, J. (xuejinyong@hotmail.com), 1600, Editorial Board of Journal of Harbin Engineering (35):
  • [25] Cost-based Hierarchical Energy Efficient Routing Scheme for WSNs
    Murtaza, Zain
    Khan, Mohsin Ali
    Ahmed, Husnain
    Sheikh, Usman Ayub
    Shabbir, Ghulam
    2016 2ND INTERNATIONAL CONFERENCE ON ROBOTICS AND ARTIFICIAL INTELLIGENCE (ICRAI), 2016, : 218 - 224
  • [26] Aggressive Approximation of the SoftMax Function for Power-Efficient Hardware Implementations
    Spagnolo, Fanny
    Perri, Stefania
    Corsonello, Pasquale
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 1652 - 1656
  • [27] A Power-Efficient FFT Hardware Architecture Exploiting Approximate Adders
    Ferreira, Guilherme
    Pereira, Pedro T. L.
    Paim, Guilherme
    Costa, Eduardo
    Bampi, Sergio
    2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS), 2021,
  • [28] An Efficient Hardware Design for Fast Implementation of HQC
    Li, Chen
    Song, Suwen
    Tian, Jing
    Wang, Zhongfeng
    Koc, Cetin Kaya
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 48 - 53
  • [29] A power-efficient resource allocation scheme for multiuser OFDM
    Rajendran, V
    Sundaresar, K
    Subramanian, S
    2002 IEEE INTERNATIONAL CONFERENCE ON PERSONAL WIRELESS COMMUNICATIONS, 2002, : 224 - 228
  • [30] Power-efficient routing schemes for MANETs: a survey and open issues
    Jabbar, Waheb A.
    Ismail, Mahamod
    Nordin, Rosdiadee
    Arif, Suki
    WIRELESS NETWORKS, 2017, 23 (06) : 1917 - 1952