Fast and Power-Efficient Hardware Implementation of a Routing scheme for WSNs

被引:0
|
作者
Mplemenos, Georgios-Grigorios [1 ]
Papaefstathiou, Ioannis [1 ]
机构
[1] Tech Univ Crete, Dept Elect & Comp Engn, Khania, Greece
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the most rapidly expanding areas, nowadays, in networking systems is the Wireless Sensor Network (WSN). Typically WSNs rely on multi-hop routing protocols which must be able to establish communication among nodes and guarantee packet deliveries. In this paper, we present a novel approach for the implementation of the WSN routing protocols, which takes advantage of modern FPGAs in order to provide faster routing decisions while consuming significantly less energy than existing systems. Despite our focus on a particular routing protocol (GPSR), the platform developed has the additional advantage that due to the reconfigurability feature of the FPGA it can efficiently execute different routing protocols based on the requirements of the different WSN applications. As our real world experiments demonstrate, we accelerated the execution of the most widely used WSN routing protocol (GPSR) by at least 31 times when compared to the speed achieved when the exact same protocol is executed on a low power Intel Atom processor. More importantly by utilizing a high-end FPGA the overall energy consumption was reduced by more than 90%.
引用
下载
收藏
页码:1710 / 1714
页数:5
相关论文
共 50 条
  • [41] A Robust and Power-Efficient SoC Implementation in 65 nm
    Xiao, Bin
    Zhang, Yi-Fu
    Gao, Yan-Ping
    Yang, Liang
    Wu, Dong-Mei
    Fan, Bao-Xia
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2013, 28 (04) : 682 - 688
  • [42] A power-efficient routing protocol for underwater wireless sensor networks
    Huang, Chenn-Jung
    Wang, Yu-Wu
    Liao, Hsiu-Hui
    Lin, Chin-Fa
    Hu, Kai-Wen
    Chang, Tun-Yu
    APPLIED SOFT COMPUTING, 2011, 11 (02) : 2348 - 2355
  • [43] Power-efficient implementation of turbo decoder in SDR system
    Kang, B
    Vijaykrishnan, N
    Irwin, MJ
    Theocharides, T
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 119 - 122
  • [44] Exploring Approximate Adders for Power-Efficient Harmonics Elimination Hardware Architectures
    Pereira, Pedro T. L.
    Paim, Guilherme
    Ferreira, Guilherme
    Costa, Eduardo
    Almeida, Sergio
    Bampi, Sergio
    2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS), 2021,
  • [45] A Power-Efficient Prediction Hardware Architecture for H.264 Decoding
    Wang, Xi
    Cui, Xiaoxin
    Yu, Dunshan
    ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 4, 2010, : 385 - 390
  • [46] Energy-Efficient Intelligent Routing Scheme for IoT-Enabled WSNs
    Kaur, Gagandeep
    Chanak, Prasenjit
    Bhattacharya, Mahua
    IEEE INTERNET OF THINGS JOURNAL, 2021, 8 (14) : 11440 - 11449
  • [47] An Efficient Self Routing Scheme by Using Parent-Child Association for WSNs
    Yang, Yeon-Mo
    Jeon, Ilsoo
    ADVANCES IN COMPUTATION AND INTELLIGENCE, PROCEEDINGS, 2008, 5370 : 785 - 794
  • [48] An Energy-Efficient Multi-Ring-Based Routing Scheme for WSNs
    He, An
    Long, Jun
    Zhang, Jinhuan
    IEEE ACCESS, 2019, 7 : 181257 - 181272
  • [49] Hardware implementation of an efficient internet protocol routing filter design
    Department of EIE, N.I. College of Engineering, Tamilnadu, India
    不详
    Int J Comput Appl, 2008, 2 (124-127):
  • [50] Power Efficient Hardware Implementation of the IF Neuron Model
    Wang, Shuquan
    Guo, Shasha
    Wang, Lei
    Li, Nan
    Nie, Zikai
    Deng, Yu
    Dou, Qiang
    Xu, Weixia
    ADVANCED COMPUTER ARCHITECTURE, 2018, 908 : 140 - 154