A 2 Dot 1 Electron Quantum Cellular Automata Based Parallel Memory

被引:19
|
作者
Ghosh, Mili [1 ]
Mukhopadhyay, Debarka [2 ]
Dutta, Paramartha [1 ]
机构
[1] Visva Bharati Univ, Dept Comp & Syst Sci, Santini Ketan, W Bengal, India
[2] Bengal Inst Technol & Management, Dept Comp Sci & Engn, Santini Ketan, W Bengal, India
关键词
Parallel memory; 2 dot 1 electron QCA; Loop; n bit memory; DESIGN;
D O I
10.1007/978-81-322-2250-7_63
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In the present scope, a new design methodology of parallel memory is offered. It is designed using 2 dot 1 electron Quantum-Dot Cellular Automata (QCA) paradigm. This methodology ensures better efficiency and high degree of compactness. One bit design methodology can be extended to design multiple bit parallel memory. Here we present 2 bit memory using 2 dot 1 electron QCA.
引用
收藏
页码:627 / 636
页数:10
相关论文
共 50 条
  • [1] An efficient design of serial and parallel memory using Quantum dot cellular automata
    Roy, Sandip Kumar
    Nalini, R.
    Sharan, Preeta
    Srinivas, T.
    [J]. TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [2] A 2D 2 Dot 1 Electron Quantum Dot Cellular Automata Based Logically Reversible 2: 1 Multiplexer
    Ghosh, Mili
    Mukhopadhyay, Debarka
    Dutta, Paramartha
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), 2015, : 300 - 305
  • [3] 2-Dimensional 2-Dot 1-Electron Quantum Cellular Automata-Based Dynamic Memory Design
    Ghosh, Mili
    Mukhopadhyay, Debarka
    Dutta, Paramartha
    [J]. PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON FRONTIERS IN INTELLIGENT COMPUTING: THEORY AND APPLICATIONS (FICTA) 2015, 2016, 404 : 357 - 365
  • [4] Parallel Multipliers for Quantum-Dot Cellular Automata
    Kim, Seong-Wan
    Swartzlander, Earl E., Jr.
    [J]. 2009 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE, 2009, : 68 - 72
  • [5] Efficient Design Of Memory Based On Quantum-Dot Cellular Automata
    Sen, Bibhash
    Anand, Anshu S.
    Sikdar, Biplab K.
    [J]. 2011 IEEE REGION 10 CONFERENCE TENCON 2011, 2011, : 768 - 772
  • [6] In memory computation using quantum-dot cellular automata
    Goswami, Mrinal
    Pal, Jayanta
    Roy Choudhury, Mayukh
    Chougule, Pritam P.
    Sen, Bibhash
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06): : 336 - 343
  • [7] Configurable memory designs in quantum-dot cellular automata
    Goswami M.
    Tanwar R.
    Rawat P.
    Sen B.
    [J]. International Journal of Information Technology, 2021, 13 (4) : 1381 - 1393
  • [8] A serial memory by Quantum-dot Cellular Automata (QCA)
    Vankamamidi, Vamsi
    Ottavi, Marco
    Lombardi, Fabrizio
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (05) : 606 - 618
  • [9] A fast wallace-based parallel multiplier in quantum-dot cellular automata
    Faraji, Hasan
    Mosleh, Mohammad
    [J]. INTERNATIONAL JOURNAL OF NANO DIMENSION, 2018, 9 (01) : 68 - 78
  • [10] Design and simulation of priority based dual port memory in quantum dot cellular automata
    Das, Kunal
    Sadhu, Arindam
    De, Debashis
    Das, Jadav Chandra
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2019, 69 : 118 - 137