Two Soft-Error Mitigation Techniques for Functional units of DSP Processors

被引：0
|
作者：
Rohani, Alireza [1 ]
Kerkhoff, Hans G. [1 ]
机构：
[1] Univ Twente, Testable Design & Testing Integrated Syst Grp, CTIT, NL-7500 AE Enschede, Netherlands
来源：
2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014) | 2014年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents two soft-error mitigation methods for DSP processors. Considering that a DSP processor is composed of several functional units and each functional unit constitutes of a control unit, some registers and combinational logic, a unique characteristic of DSP workloads has been deployed to develop a masking mechanism for the control-logic of each functional unit. Combinational logic has been elaborated with a fast recovery mechanism to isolate the fault-free functional units and re-execute the erroneous instruction. These techniques have been implemented on a DSP processor in order to assess the achieved fault-tolerance versus the imposed overheads.
引用
收藏
页数：6
相关论文
共 44 条
  • [1] Soft-Error Characterization and Mitigation Strategies for Edge Tensor Processing Units in Space
    Garrett, Tyler
    Roffe, Seth
    George, Alan
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2024, 60 (04) : 5481 - 5498
  • [2] Architectural and Micro-architectural Techniques for Software Controlled Microprocessor Soft-error Mitigation
    Gogulamudi, Anudeep R.
    Clark, Lawrence T.
    Farnsworth, Chad
    Chellappa, Srivatsan
    Vashishtha, Vinay
    2015 15TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2015,
  • [3] Partitioned Reuse Cache for Energy-Efficient Soft-Error Protection of Functional Units
    Gandhi, Kaushal R.
    Mahapatra, Nihar R.
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 17 - 20
  • [4] An integrated approach for increasing the soft-error detection capabilities in SoCs processors
    Bernardi, P
    Bolzani, L
    Rebaudengo, M
    Reorda, MS
    Violante, M
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 445 - 453
  • [5] Robust C-element design for soft-error mitigation
    Wey, I-Chyn
    Wu, Bing-Chen
    Peng, Chien-Chang
    Gong, Cihun-Siyong Alex
    Yu, Chang-Hong
    IEICE ELECTRONICS EXPRESS, 2015, 12 (10):
  • [6] Soft-error mitigation by means of decoupled transactional memory threads
    Sanchez, Daniel
    Cebrian, Juan M.
    Garcia, Jose M.
    Aragon, Juan L.
    DISTRIBUTED COMPUTING, 2015, 28 (02) : 75 - 90
  • [7] Soft-error mitigation by means of decoupled transactional memory threads
    Daniel Sánchez
    Juan M. Cebrián
    José M. García
    Juan L. Aragón
    Distributed Computing, 2015, 28 : 75 - 90
  • [8] Improving Software-based Techniques for Soft Error Mitigation in OoO Superscalar Processors
    Cardoso, Douglas Maciel
    Tonetto, Rafael Billig
    Brandalero, Marcelo
    Agostini, Luciano
    Nazar, Gabriel L.
    Azambuja, Jose Rodrigo
    Schneider Beck, Antonio Carlos
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 201 - 204
  • [9] RELIABILITY OF SEMICONDUCTOR RAMS WITH SOFT-ERROR SCRUBBING TECHNIQUES
    YANG, GC
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (05): : 337 - 344
  • [10] ISO26262-Compliant Soft-Error Mitigation in Register Banks
    Schat, Jan
    2017 22ND IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2017,
12345