Two Soft-Error Mitigation Techniques for Functional units of DSP Processors

被引：0
|
作者：
Rohani, Alireza [1 ]
Kerkhoff, Hans G. [1 ]
机构：
[1] Univ Twente, Testable Design & Testing Integrated Syst Grp, CTIT, NL-7500 AE Enschede, Netherlands
来源：
2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014) | 2014年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents two soft-error mitigation methods for DSP processors. Considering that a DSP processor is composed of several functional units and each functional unit constitutes of a control unit, some registers and combinational logic, a unique characteristic of DSP workloads has been deployed to develop a masking mechanism for the control-logic of each functional unit. Combinational logic has been elaborated with a fast recovery mechanism to isolate the fault-free functional units and re-execute the erroneous instruction. These techniques have been implemented on a DSP processor in order to assess the achieved fault-tolerance versus the imposed overheads.
引用
收藏
页数：6
相关论文
共 44 条
  • [31] Register Transfer Level Workflow for Application and Evaluation of Soft Error Mitigation Techniques
    Sousa, Filipe
    Anghinolfi, Francis
    Ferreira, Joao Canas
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 829 - 835
  • [32] Dependable System Design with Soft Error Mitigation Techniques in SRAM Based FPGAs
    Nidhin, T. S.
    Bhattacharyya, Anindya
    Behera, R. P.
    Jayanthi, T.
    Velusamy, K.
    2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [33] Low Overhead Soft Error Mitigation Techniques for High-Performance and Aggressive Designs
    Avirneni, Naga Durga Prasad
    Somani, Arun K.
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (04) : 488 - 501
  • [34] Low Overhead Soft Error Mitigation Techniques for High-Performance and Aggressive Systems
    Avirneni, Naga Durga Prasad
    Subramanian, Viswanathan
    Somani, Arun K.
    2009 IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS & NETWORKS (DSN 2009), 2009, : 185 - 194
  • [35] Low cost circuit-level soft error mitigation techniques for combinational logic
    Rajaei, R.
    Tabandeh, M.
    Fazeli, M.
    SCIENTIA IRANICA, 2015, 22 (06) : 2401 - 2414
  • [36] Gate-level mitigation techniques for neutron-induced soft error rate
    Deogun, HS
    Sylvester, D
    Blaauw, D
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 175 - 180
  • [37] Analytical techniques for soft error rate Modeling and mitigation of FPGA-based designs
    Asadi, Hossein
    Tahoori, Mehdi B.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (12) : 1320 - 1331
  • [38] Revisiting Software-based Soft Error Mitigation Techniques via Accurate Error Generation and Propagation Models
    Ebrahimi, Mojtaba
    Rashvand, Maryam
    Kaddachi, Firas
    Tahoori, Mehdi B.
    Di Natale, Giorgio
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 66 - 71
  • [39] Investigation of Hybrid Soft Error Mitigation Techniques for Applications running on Resource-constrained devices
    Gava, Jonas
    Reis, Ricardo
    Ost, Luciano
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [40] Efficient dynamic priority based soft error mitigation techniques for configuration memory of FPGA hardware
    Mandal, Swagata
    Paul, Rourab
    Sau, Suman
    Chakrabarti, Amlan
    Chattopadhyay, Subhasis
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 51 : 313 - 330
12345