Efficient mapping on FPGA of a Viterbi decoder for wireless LANs

被引：5

作者：

Angarita, F ^{[1
]}

Perez-Pascual, A ^{[1
]}

Sansaloni, T ^{[1
]}

Valls, J ^{[1
]}

机构：

[1] Univ Politecn Valencia, Dept Ingn Elect, Valencia 46730, Spain

来源：

2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS) | 2005年

关键词：

D O I：

10.1109/SIPS.2005.1579957

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper an optimized hardware implementation on FPGA of a Viterbi decoder is presented for WLAN. A fixed-point analysis is made and its performance is compared with a soft decision decoding floating point model with CSI weight. Only 6 bits are needed to perform the soft quantification and 7 bits to the CSI, in order to maintain the performance of the floating point model. A normalization method is proposed to increase the throughput of the decoder, being possible to decode 172 Mbps when it is implemented in a Virtex 2 device. Power consumption results of the decoder implementation are presented for Hiperlan/2 maximum rate. Moreover, it has been shown that it is possible to reduce the power consumption disabling the unnecessary hardware depending on the WLAN modes.

引用

页码：710 / 715

页数：6

共 50 条

[11] Low Complexity Modified Viterbi Decoder with Convolution Codes for Power Efficient Wireless Communication
Devi, T. Kalavathi
Priyanka, E. B.
Sakthivel, P.
Sagayaraj, A. Stephen
WIRELESS PERSONAL COMMUNICATIONS, 2022, 122 (01) : 685 - 700
[12] Power-Efficient Viterbi Decoder Architecture and Field Programmeble Gate Arrays Fpga Implementation
Ozbay, Burcu
Cekli, Serap
ELECTRICA, 2018, 18 (01): : 52 - 59
[13] Low Complexity Modified Viterbi Decoder with Convolution Codes for Power Efficient Wireless Communication
T. Kalavathi Devi
E. B. Priyanka
P. Sakthivel
A. Stephen Sagayaraj
Wireless Personal Communications, 2022, 122 : 685 - 700
[14] An efficient pre-traceback architecture for the Viterbi decoder targeting wireless communication applications
Gang, Yao
Erdogan, Ahmet T.
Arslan, Tughrul
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (09) : 1918 - 1927
[15] Efficient Implementation of Convolution Encoder and Viterbi Decoder
Soreng, Bineeta
Kumar, Saurabh
PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 1270 - 1273
[16] FPGA Implementation of Viterbi Decoder for Software Defined Radio Applications
Swathi, I.
Rajaram, S.
2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 2070 - 2073
[17] FPGA Implementation of a Configurable Viterbi Decoder for Software Radio Receiver
Shaker, Sherif Welsen
Elramly, Salwa Hussien
Shehata, Khaled Ali
2009 IEEE AUTOTESTCON, 2009, : 138 - +
[18] Efficient implementation of Convolution Encoder and Viterbi Decoder
Soreng, Bineeta
Kumar, Saurabh
Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013, 2013, : 1270 - 1273
[19] An efficient Viterbi decoder design for DMB receiver
Kim, H
Lee, B
Kim, S
Shin, S
Ahn, J
ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 569 - 572
[20] FPGA Design and Implementation of Soft-decision Viterbi Decoder
Li Ming
Xia Enjun
PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 395 - 398

← 1 2 3 4 5 →