Novel lithography design and verification methodology with patterning failure

被引:2
|
作者
Miyoshi, Seiro [1 ]
Kobayashi, Yuuji [1 ]
Tanaka, Satoshi [1 ]
Kawano, Kenji [1 ]
Hashimoto, Kohji [1 ]
Inoue, Soichi [1 ]
机构
[1] Toshiba Co Ltd, Semicond Co, Proc & Mfg Engn Ctr, Isogo Ku, Yokohama, Kanagawa 2358522, Japan
来源
关键词
failure model; critical dimonsion normalized image log stope model; pattern failure; pattern collapse; pattern bridging; critical dimension; normalized image log slope; line width roughness; PROCESS WINDOW; ORC; OPC;
D O I
10.1117/1.3079782
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We make a new model for pattern failure, which is the pattern collapse and bridging of resist patterns of 43-nm 1: 1 lines and spaces (L/S) exposed as a focus-exposure matrix, to explain and predict the process window of the pattern failure. It is found that the conventional Imax-Imin model cannot be fitted to the experimental pass/fail data. Instead of Imax and Imin, we select the critical dimension (CD) and normalized image log slope (NILS) as the model input. The new CD-NILS model corresponds well to the experimental pass/fail data. Good correspondence is assumed to be due to the properly selected model input. Pattern collapse, which occurs during the drying of the water at the rinse of the resist patterns, is expected to be accelerated by the smaller line CD and the larger line width roughness (LWR) due to smaller NILS. Pattern bridging, which occurs during resist development, is expected to be accelerated by the larger line CD and the larger LWR. The CD-NILS model predicts the process window precisely when a new process condition (a new illumination in this case) is adopted. It suggests that the CD-NILS model is a powerful methodology for predicting the process window to optimize the process condition and optimize the lithography design. (C) 2009 Society of Photo-Optical Instrumentation Engineers. [DOI:10.1117/1.3079782]
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Pattern fidelity verification for logic design in EUV lithography
    Sugawara, Minoru
    Hendrickx, Eric
    Philipsen, Vicky
    Maloney, Chris
    Fenger, Germain
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY V, 2014, 9048
  • [22] Bridging the Gap from Mask to Physical Design for Multiple Patterning Lithography
    Yu, Bei
    Gao, Jhih-Rong
    Xu, Xiaoqing
    Pan, David Z.
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY VIII, 2014, 9053
  • [23] Triple Patterning Lithography aware Optimization for Standard Cell based Design
    Kuang, Jian
    Chow, Wing-Kai
    Young, Evangeline F. Y.
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 108 - 115
  • [24] Interference Assisted Lithography for Patterning of 1D Gridded Design
    Greenway, Robert T.
    Hendel, Rudolf
    Jeong, Kwangok
    Kahng, Andrew B.
    Petersen, John S.
    Rao, Zhilong
    Smayling, Michael C.
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES, 2009, 7271
  • [25] A novel stable zinc-oxo cluster for advanced lithography patterning
    Si, Youming
    Zhao, Yingdong
    Shi, Guangyue
    Zhou, Danhong
    Luo, Feng
    Chen, Pengzhong
    Fan, Jiangli
    Peng, Xiaojun
    JOURNAL OF MATERIALS CHEMISTRY A, 2023, 11 (09) : 4801 - 4807
  • [26] A novel stable zinc-oxo cluster for advanced lithography patterning
    Si, Youming
    Zhao, Yingdong
    Shi, Guangyue
    Zhou, Danhong
    Luo, Feng
    Chen, Pengzhong
    Fan, Jiangli
    Peng, Xiaojun
    JOURNAL OF MATERIALS CHEMISTRY A, 2023,
  • [27] Study on micro controller design and verification methodology
    Kim, KS
    Park, JS
    KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 228 - 233
  • [28] Promising complex ASIC design verification methodology
    Assaf, Mansour H.
    Das, Sunil R.
    Hermas, Wael
    Jone, Wen-B.
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 857 - +
  • [29] A Design and Verification Methodology for Secure Isolated Regions
    Sinha, Rohit
    Costa, Manuel
    Lal, Akash
    Lopes, Nuno P.
    Rajamani, Sriram
    Seshia, Sanjit A.
    Vaswani, Kapil
    ACM SIGPLAN NOTICES, 2016, 51 (06) : 665 - 681
  • [30] An Automatic SoC Design Methodology for Integration and Verification
    Ma, De
    Huang, Kai
    Xiu, SiWen
    Yan, Xiaolang
    Feng, Jiong
    Zeng, JianLin
    Ge, Haitong
    MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 2222 - 2230