Wafer Bonding Process Selection

被引：4

作者：

Dragoi, V. ^{[1
]}

Pabo, E. ^{[2
]}

机构：

[1] DI E, EV Grp, Thallner Str 1, A-4782 St Florian Inn, Austria

[2] EV Grp Inc, Tempe, AZ 85284 USA

来源：

SEMICONDUCTOR WAFER BONDING 11: SCIENCE, TECHNOLOGY, AND APPLICATIONS - IN HONOR OF ULRICH GOSELE | 2010年 / 33卷 / 04期

关键词：

D O I：

10.1149/1.3483542

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

Wafer bonding processes offer valuable solutions not only for MEMS devices but more recently for wafer-level 3D interconnects, advanced packaging and LED applications. The increased complexity of the wafer bonding based applications requires very accurate process design. Unfortunately bonding process selection and design is not always well documented or understood and some important details may not be considered, possibly resulting in major issues during product prototyping or even manufacturing. The main topics to be considered for wafer bonding process selection are summarized and explained.

引用

页码：509 / 517

页数：9

共 50 条

[1] Mechanism of Wafer Bonding Process
HAN Wei-hua
Semiconductor Photonics and Technology, 2000, (03) : 169 - 173
[2] Distortion Simulation for Direct Wafer-to-Wafer Bonding Process
Ip, Nathan
Nejadsadeghi, Nima
Kohama, Norifumi
Tanoue, Hayato
Motoda, Kimio
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 694 - 698
[3] Process and Design Consideration for Wafer-to-Wafer Hybrid Bonding
Wang, I-Ting
Chui, K. J.
Zhu, Yao
2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 725 - 728
[4] Wafer-to-Wafer Bonding Fabrication Process-Induced Wafer Warpage
Feng, Wei
Shimamoto, Haruo
Kawagoe, Tsuyoshi
Honma, Ichirou
Yamasaki, Masato
Okutsu, Fumitake
Masuda, Takatoshi
Kikuchi, Katsuya
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2023, 36 (03) : 398 - 403
[5] Effects of bonding process parameters on wafer-to-wafer alignment accuracy in benzocyclobutene (BCB) dielectric wafer bonding
Niklaus, F
Kumar, RJ
McMahon, JJ
Yu, J
Matthias, T
Wimplinger, M
Lindner, P
Lu, JQ
Cale, TS
Gutmann, RJ
MATERIALS, TECHNOLOGY AND RELIABILITY OF ADVANCED INTERCONNECTS-2005, 2005, 863 : 393 - 398
[6] Lowest Cost of Ownership for Chip to Wafer Bonding with the Advanced Chip to Wafer Bonding Process Flow
Sigl, A.
Glinsner, T.
Pichler, C.
Scheiring, C.
Kettner, P.
2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 459 - +
[7] A MODEL FOR THE SILICON-WAFER BONDING PROCESS
STENGL, R
TAN, T
GOSELE, U
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1989, 28 (10): : 1735 - 1741
[8] 3D process integration - Wafer-to-wafer and chip-to-wafer bonding
Matthias, Thorsten
Wimplinger, Markus
Pargfrieder, Stefan
Lindner, Paul
ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 231 - +
[9] Effect of surface treatment on wafer direct bonding process
Lai, SI
Lin, HY
Hu, CT
MATERIALS CHEMISTRY AND PHYSICS, 2004, 83 (2-3) : 265 - 272
[10] WAFER BONDING - INVESTIGATION AND INSITU OBSERVATION OF THE BOND PROCESS
HARENDT, C
GRAF, HG
PENTEKER, E
HOFFLINGER, B
SENSORS AND ACTUATORS A-PHYSICAL, 1990, 23 (1-3) : 927 - 930

← 1 2 3 4 5 →