A Subthreshold Surface Potential Model to Study the effect of Dual Material Gate in Gate All Around n-TFETs

被引：0
|
作者：
Ghosh, Sayani [1 ]
Sarkar, Chandan K. [1 ]
机构：
[1] Jadavpur Univ, Dept Elect & Telecommun Engg, Kolkata, India
来源：
PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS) | 2012年
关键词：
Gate All Around (GAA); TFET; Dual Material Gate; Surface Potential; TUNNEL FET;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, an analytical Pseudo 2D model of surface potential for dual material surrounding gate tunneling field effect transistor (TFET) is presented. The major drawback of the TFET is low ON- current and its poor immunity against the Drain induced barrier lowering effects. These drawbacks can be alleviated by using dual material gate without disturbing other performance parameters. This paper present a simple pseudo 2 dimensional analysis of the surface potential, to study the effect of dual material gate on the I-d-V-g characteristics, potential energy, electric field and surface potential of a GAA n-TFET.
引用
收藏
页码：153 / 156
页数：4
相关论文
共 50 条
  • [1] Surface potential-based analysis of ferroelectric dual material gate all around (FE-DMGAA) TFETs
    Mishra, Varun
    Verma, Yogesh K.
    Gupta, Santosh K.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2020, 33 (04)
  • [2] EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs
    Varun Mishra
    Yogesh Kumar Verma
    Prateek Kishor Verma
    Santosh Kumar Gupta
    Journal of Computational Electronics, 2018, 17 : 1596 - 1602
  • [3] EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs
    Mishra, Varun
    Verma, Yogesh Kumar
    Verma, Prateek Kishor
    Gupta, Santosh Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (04) : 1596 - 1602
  • [4] Investigation of Localized Charges and Temperature Effect on Device Performance of Ferroelectric Dual Material Gate All Around TFETs
    Mishra, Varun
    Verma, Yogesh Kumar
    Gupta, Santosh Kumar
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (02) : 161 - 168
  • [5] EFFECT OF FRINGING FIELD IN MODELING OF SUBTHRESHOLD SURFACE POTENTIAL IN DUAL MATERIAL GATE(DMG) MOSFETS
    De, Swapnadip
    Sarkar, Angsuman
    Mohankumar, N.
    Sarkar, Chandan Kumar
    PROCEEDINGS OF ICECE 2008, VOLS 1 AND 2, 2008, : 148 - +
  • [6] A pseudo two-dimensional subthreshold surface potential model for dual-material gate MOSFETs
    Baishya, S.
    Mallik, A.
    Sarkar, C. K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2520 - 2525
  • [7] Analytical solution of subthreshold channel potential of gate underlap cylindrical gate-all-around MOSFET
    Zhang, Lining
    Ma, Chenyue
    He, Jin
    Lin, Xinnan
    Chan, Mansun
    SOLID-STATE ELECTRONICS, 2010, 54 (08) : 806 - 808
  • [8] Physics based analytical model for surface potential and subthreshold current of cylindrical Schottky Barrier gate all around MOSFET with high-k gate stack
    Kumar, Manoj
    Haldar, Subhasis
    Gupta, Mridula
    Gupta, R. S.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 215 - 226
  • [9] Analytical drain current formulation for gate dielectric engineered dual material gate-gate all around-tunneling field effect transistor
    Madan, Jaya
    Gupta, R. S.
    Chaujar, Rishu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (09)
  • [10] Subthreshold Modeling of Triple Material Gate-All-Around Junctionless Tunnel FET with Germanium and High-K Gate Dielectric Material
    Priya, G. Lakshmi
    Balamurugan, N. B.
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2018, 48 (01): : 53 - 61
12345