ProDFA: Accelerating Domain Applications with a Coarse-Grained Runtime Reconfigurable Architecture

被引：4

作者：

Yan, Ming ^{[1
]}

Yang, Ziyu ^{[2
]}

Liu, Lei ^{[2
]}

Li, Sikun ^{[2
]}

机构：

[1] Northwest Inst Nucl Technol, Xian, Shaanxi, Peoples R China

[2] Natl Univ Def Technol, Changsha, Peoples R China

来源：

PROCEEDINGS OF THE 2012 IEEE 18TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2012) | 2012年

基金：

美国国家科学基金会;

关键词：

computing paradigm; coarse grain architecture; reconfigurable computing; spatial computing; temporal computing; run-time reconfigurable architecture; IMPLEMENTATION;

D O I：

10.1109/ICPADS.2012.136

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the on-chip resources largely increased, modern architectures are much different from traditional ones. The relation between temporal computing and spatial computing is getting more and more intricate. In this paper, we first analyzed and compared the abstract computing models of modern architectures. Then, a runtime reconfigurable architecture called programmable dataflow computing architecture (ProDFA) is proposed. The architecture of ProDFA is sumarized, then the process of how applications are mapped and execute are simply introduced. As a case study, a specific reconfigurable structure for symmetric ciphers is implemented. Performance of several typical symmetric ciphers are evaluated. The experimental results show high performance and efficiency of ProDFA.(1)

引用

页码：834 / 839

页数：6

共 50 条

[1] Design of Coarse-Grained Dynamically Reconfigurable Architecture for DSP Applications
Zhang, Chenxin
Lenart, Thomas
Svensson, Henrik
Owall, Viktor
[J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 338 - 343
[2] A Coarse-Grained Reconfigurable Architecture for a PRET Machine
Siqueira, Hadley
Kreutz, Marcio
[J]. 2018 VIII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC 2018), 2018, : 237 - 242
[3] A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications
Liu, Leibo
Zhu, Jianfeng
Li, Zhaoshi
Lu, Yanan
Deng, Yangdong
Han, Jie
Yin, Shouyi
Wei, Shaojun
[J]. ACM COMPUTING SURVEYS, 2020, 52 (06)
[4] Coarse-Grained Reconfigurable Computing with the Versat Architecture
Lopes, Joao D.
Vestias, Mario P.
Duarte, Rui Policarpo
Neto, Horacio C.
de Sousa, Jose T.
[J]. ELECTRONICS, 2021, 10 (06) : 1 - 23
[5] Rapidly reconfigurable coarse-grained FPGA architecture for digital filtering applications
Chin, SS
Wu, W
Hong, SJ
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 203 - 206
[6] Register file architecture optimization in a coarse-grained reconfigurable architecture
Kwok, Z
Wilton, SJE
[J]. FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 35 - 44
[7] Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications
Cao, Peng
Liu, Bo
Yang, Jinjiang
Yang, Jun
Zhang, Meng
Shi, Longxing
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (08) : 2321 - 2331
[8] Mapping applications on coarse-grained reconfigurable systems using architecture template modeling
Wang, Dawei
Cao, Yafei
Yan, Ming
Li, Sikun
[J]. PROCEEDINGS OF 2007 10TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, 2007, : 557 - 560
[9] COARSE-GRAINED DYNAMICALLY RECONFIGURABLE ARCHITECTURE WITH FLEXIBLE RELIABILITY
Alnajjar, Dawood
Ko, Younghun
Imagawa, Takashi
Konoura, Hiroaki
Hiromoto, Masayuki
Mitsuyama, Yukio
Hashimoto, Masanori
Ochi, Hiroyuki
Onoye, Takao
[J]. FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 186 - +
[10] Reducing Configuration Contexts for Coarse-grained Reconfigurable Architecture
Yin, Shouyi
Yin, Chongyong
Liu, Leibo
Zhu, Min
Wang, Yansheng
Wei, Shaojun
[J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 121 - 124

← 1 2 3 4 5 →