Supply-Scalable High-Speed I/O Interfaces

被引:6
|
作者
Bae, Woorham [1 ,2 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Ayar Labs, Santa Clara, CA 95054 USA
关键词
computer communication; dynamic voltage and frequency scaling; energy-efficient computing; high-speed interface; low power; VOLTAGE-MODE TRANSMITTER; BIDIRECTIONAL LINK; PARALLEL I/O; FRONT-END; POWER; GB/S; TRANSCEIVER; PJ/BIT; CMOS; EQUALIZATION;
D O I
10.3390/electronics9081315
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Improving the energy efficiency of computer communication is becoming more and more important as the world is creating a massive amount of data, while the interface has been a bottleneck due to the finite bandwidth of electrical wires. Introducing supply voltage scalability is expected to significantly improve the energy efficiency of communication input/output (I/O) interfaces as well as make the I/Os efficiently adapt to actual utilization. However, there are many challenges to be addressed to facilitate the realization of a true sense of supply-scalable I/O. This paper reviews the motivations, background theories, design considerations, and challenges of scalable I/Os from the viewpoint of computer architecture down to the transistor level. Thereafter, a survey of the state-of-the-arts fabricated designs is discussed.
引用
收藏
页码:1 / 21
页数:21
相关论文
共 50 条
  • [31] A Scalable, High-Speed Optical Rotor Switch
    Mellette, William M.
    Agurok, Ilya
    Forencich, Alex
    Chang, Spencer
    Papen, George
    Ford, Joseph E.
    2024 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION, OFC, 2024,
  • [32] A High-Speed Asynchronous Data I/O Method for HEPS
    Fu, Shiyuan
    Wang, Lu
    Cheng, Yaodong
    Hu, Yu
    Liu, Rui
    Wang, Lei
    Wang, Shuang
    Liu, Jianli
    Sun, Haokai
    Qi, Fazhi
    26TH INTERNATIONAL CONFERENCE ON COMPUTING IN HIGH ENERGY AND NUCLEAR PHYSICS, CHEP 2023, 2024, 295
  • [33] Special Section on High-Speed I/O Channels Foreword
    Beyene, Wendem T.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (02): : 235 - 236
  • [34] Modeling and Analyzing the Performance of High-Speed Packet I/O
    Xuesong Li
    Fengyuan Ren
    Bailong Yang
    TsinghuaScienceandTechnology, 2021, 26 (04) : 426 - 439
  • [35] Modeling and Analyzing the Performance of High-Speed Packet I/O
    Li, Xuesong
    Ren, Fengyuan
    Yang, Bailong
    TSINGHUA SCIENCE AND TECHNOLOGY, 2021, 26 (04) : 426 - 439
  • [36] Embedded test features for high-speed serial I/O
    Rearick, Jeff
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 153 - 156
  • [37] High-speed serial I/O trends, standards and techniques
    Zarkeshvari, F
    Noel, P
    Kwasniewski, T
    2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 261 - 266
  • [38] Embedded jitter measurement of high-speed I/O signals
    Wang, Xueqing
    Eisenstadt, William R.
    Fox, Robert M.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 153 - 156
  • [39] Genetic algorithms with scalable I/O macromodels to find the worst case corner in high-speed server electrical analysis
    Mutnury, Bhyrav
    Cases, Moises
    Pham, Nam
    de Araujo, Daniel N.
    Matoglu, Erdem
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2006, : 73 - +
  • [40] Resolving test challenges for high-speed interfaces
    EE Eval Engin, 2009, 7 (20-25):