共 50 条
- [42] A BARE-CHIP PROBE FOR HIGH I/O, HIGH-SPEED TESTING IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1994, 17 (04): : 612 - 619
- [43] Low power high speed I/O interfaces in 0.18μm CMOS ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 826 - 829
- [44] Scalable test generators for high-speed datapath circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2): : 111 - 125
- [46] Scalable Test Generators for High-Speed Datapath Circuits Journal of Electronic Testing, 1998, 12 : 111 - 125
- [47] Identification of Parameter Domain for the Design of High-Speed I/O Interface 2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 67 - 70
- [48] A new I/O interface architecture for high-speed data communication IEEE INTERNATIONAL SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1999, : 216 - 225
- [49] A high-speed and scalable switching fabrics for Internet routers 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 777 - 781
- [50] Reflection De-Embedding for High-Speed I/O Measurements 2016 IEEE 25TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2016, : 133 - 135