Cloud-based Evolutionary Algorithm for Network on Chip (NoC) Test Scheduling using NoC as TAMs

被引:0
|
作者
Xu, Chuanpei [1 ]
Chrzanowska-Jeske, Malgorzata [2 ]
Zhang, Pu [3 ]
Hu, Cong [1 ]
机构
[1] Guilin Univ Elect Technol, Guilin 541004, Peoples R China
[2] Portland State Univ, Portland, OR 97201 USA
[3] Mil Representat Off Wuhan Bur Stationed, Changsha 410014, Peoples R China
关键词
network on chip; test; optimization; cloud evolution algorithm;
D O I
10.1117/12.2016961
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
fNetwork on Chip is a novel system-on-chip paradigm. Developing an efficient test strategy is essential for future NoC development. We propose to use cloud theory to solve core test scheduling problem for NoC using NoC communication network as test access mechanisms (TAMs). A cloud model is build and used by our evolutionary algorithm to optimize NoC testing time under power consumption constraint. The goal is to use cloud evolutionary algorithm to schedule testing of NoC cores as much in parallel as possible. Experiments show that the proposed algorithm converges much faster than the tradition evolutionary algorithm and can find testing schedules that reduce NoC testing time.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] A Slot-based Real-time Scheduling Algorithm for Concurrent Transactions in NoC
    Bui, Bach D.
    Caccamo, Marco
    Pellizzoni, Rodolfo
    [J]. 2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 1, 2011, : 329 - 338
  • [22] Effective Task Scheduling and IP Mapping Algorithm for Heterogeneous NoC-Based MPSoC
    Yang, Peng-Fei
    Wang, Quan
    [J]. MATHEMATICAL PROBLEMS IN ENGINEERING, 2014, 2014
  • [23] Proffering Secure Energy Aware Network-On-Chip (Noc) Using Incremental Cryptogine
    Singh, Sangeeta
    Ravindra, J. V. R.
    Naik, B. Rajendra
    [J]. SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2022, 35
  • [24] Network Interface to Synchronize Multiple Packets on NoC-based Systems-on-Chip
    Matos, Debora
    Costa, Miklecio
    Carro, Luigi
    Susin, Altamiro
    [J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 31 - 36
  • [25] Turbo NOC: A Framework for the Design of Network-on-Chip-Based Turbo Decoder Architectures
    Martina, Maurizio
    Masera, Guido
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (10) : 2776 - 2789
  • [26] Optimization of Test Pin-Count, Test Scheduling, and Test Access for NoC-Based Multicore SoCs
    Richter, Michael
    Chakrabarty, Krishnendu
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) : 691 - 702
  • [27] Scheduling Tasks in Embedded Systems Based on NoC Architecture Using Simulated Annealing
    Dorota, Dariusz
    [J]. ADVANCES IN DEPENDABILITY ENGINEERING OF COMPLEX SYSTEMS, 2018, 582 : 131 - 140
  • [28] Test scheduling with bandwidth division multiplexed for network-on-chip using refined quantum-inspired evolutionary algorithm
    Hu, Cong
    Li, Zhi
    Xu, Chuanpei
    Zhu, Aijun
    Jia, Mengyi
    [J]. JOURNAL OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING, 2016, 16 (04) : 927 - 941
  • [29] Test scheduling of system on chip based on evolutionary strategies
    Pan, ZL
    Chen, L
    Chen, GJ
    [J]. ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 8529 - 8532
  • [30] Wormhole routing with virtual channels using adaptive rate control for network-on-chip (NoC)
    Nousias, Ioannis
    Arslan, Tughrul
    [J]. AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 420 - +