共 50 条
- [1] Secure Model Checkers for Network-on-Chip (NoC) Architectures [J]. 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 45 - 50
- [2] VERSAL NETWORK-on-CHIP (NoC) [J]. 2019 IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2019), 2019, : 13 - 17
- [4] Securing Network-on-Chip Using Incremental Cryptography [J]. 2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 168 - 175
- [5] TRANSITION LEVEL ENERGY CONSUMPTION OF NOC (Network-On-Chip)USING DATA ENCODING TECHNIQUES [J]. 2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 1690 - 1693
- [6] Thermal/Traffic-aware 3D Network-on-Chip (NoC) Designs [J]. NINTH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2016, 2016, : 1 - 2
- [8] Techniques for Network-on-Chip (NoC) Design and Test [J]. 2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 16 - 17
- [9] Architecting a Secure Wireless Network-on-Chip [J]. 2018 TWELFTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2018,