Proffering Secure Energy Aware Network-On-Chip (Noc) Using Incremental Cryptogine

被引:3
|
作者
Singh, Sangeeta [1 ,2 ]
Ravindra, J. V. R. [2 ]
Naik, B. Rajendra [3 ]
机构
[1] JNTUK, Dept ECE, Kakinada, Andhra Pradesh, India
[2] Vardhaman Coll Engn, Dept ECE, C ACRL, Hyderabad, India
[3] Osmania Univ, Univ Coll Engn, Dept ECE, Hyderabad, India
关键词
Network-on-Chip (NoC); Lightweight Encryption; Incremental Cryptogine; Data Encryption; Cognizest Bipartite Buffer; POWER;
D O I
10.1016/j.suscom.2022.100682
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-chip (NoC) is an integrated circuit network-based communications subsystem that usually operates between System on chip (SoC) systems. Security risks, including hidden data gathering from IP cores, contributing to unnecessary efficiency and energy degradation, are however revealed. So, to deal with this scenario, a Proffering Secure Energy-Aware Network-on-Chip (NoC) using Incremental Cryptogine is designed as the proposed work for the secure transmission of encrypted data and reducing the power and space consumption to enhance the performance. Unique NoC characteristics are implemented on the network interface for effectual lightweight encryption by Incremental Cryptogine to transmit encrypted data in a secured path. Aberrant Congestion Pattern Detection is used to identify the unusual traffic produced on the data transmission path. Spiking neural networks classifies the traffic and at the destination node, the encrypted data are decrypted into the original packet for secure data transmission. Cognizest Bipartite Buffer develops a unified buffer with the input ports on NoC and reduces an under-utilized buffer space by emphasizing an observation for the switch traversals to attain the competent performance for reducing both power and space consumption. Thus, better accuracy and performance in attack detection is achieved by using an incremental cryptogine to secure the data in Network-on-chip (NoC) thereby reducing both power and space consumption.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Secure Model Checkers for Network-on-Chip (NoC) Architectures
    Boraten, Travis
    DiTomaso, Dominic
    Kodi, Avinash Karanth
    [J]. 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 45 - 50
  • [2] VERSAL NETWORK-on-CHIP (NoC)
    Swarbrick, Ian
    Gaitonde, Dinesh
    Ahmad, Sagheer
    Jayadev, Bala
    Cuppett, Jeff
    Morshed, Abbas
    Gaide, Brian
    Arbel, Ygal
    [J]. 2019 IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2019), 2019, : 13 - 17
  • [3] A variable frequency link for a power-aware network-on-chip (NoC)
    Lee, Seung Eun
    Bagherzadeh, Nader
    [J]. INTEGRATION-THE VLSI JOURNAL, 2009, 42 (04) : 479 - 485
  • [4] Securing Network-on-Chip Using Incremental Cryptography
    Charles, Subodha
    Mishra, Prabhat
    [J]. 2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 168 - 175
  • [5] TRANSITION LEVEL ENERGY CONSUMPTION OF NOC (Network-On-Chip)USING DATA ENCODING TECHNIQUES
    Ashokkumar, N.
    Kavitha, A.
    [J]. 2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 1690 - 1693
  • [6] Thermal/Traffic-aware 3D Network-on-Chip (NoC) Designs
    Wu, An-Yeu
    [J]. NINTH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2016, 2016, : 1 - 2
  • [7] Interconnect intellectual property for Network-on-Chip (NoC)
    Liu, J
    Zheng, LR
    Tenhunen, H
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (2-3) : 65 - 79
  • [8] Techniques for Network-on-Chip (NoC) Design and Test
    Chattopadhyay, Santanu
    [J]. 2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 16 - 17
  • [9] Architecting a Secure Wireless Network-on-Chip
    Lebiednik, Brian
    Abadal, Sergi
    Kwon, Hyoukjun
    Krishna, Tushar
    [J]. 2018 TWELFTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2018,
  • [10] Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)
    Hussain, Musharraf
    Baloach, Naveed Khan
    Ali, Gauhar
    ElAffendi, Mohammed
    Dhaou, Imed Ben
    Ullah, Syed Sajid
    Uddin, Mueen
    [J]. MICROMACHINES, 2023, 14 (04)