共 50 条
- [1] Non-Preemptive Test Scheduling for Network-on-Chip(NoC) Based Systems by Reusing NoC as TAM [J]. PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 268 - 271
- [2] Techniques for Network-on-Chip (NoC) Design and Test [J]. 2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 16 - 17
- [3] Test scheduling of NoC-based SoCs using multiple test clocks [J]. ETRI JOURNAL, 2006, 28 (04) : 475 - 485
- [4] A fast topology partition based mapping algorithm for network-on-chip (NoC) [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2011, 33 (12): : 3028 - 3034
- [6] NoC-based SoC test scheduling using ant colony optimization [J]. ETRI JOURNAL, 2008, 30 (01) : 129 - 140
- [7] Network-on-chip heuristic mapping algorithm based on isomorphism elimination for NoC optimisation [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06): : 272 - 280
- [9] Efficient Network on Chip (NoC) using heterogeneous circuit switched routers [J]. 2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,