Leakage Reduction by Test Pattern Reordering

被引：1
|
作者：
Chakraborty, Shrabanti [1 ]
Sarkar, Trupa [1 ]
Pradhan, Sambhu Nath [1 ]
机构：
[1] Natl Inst Technol, Dept ECE, Agartala, India
来源：
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NANO-ELECTRONICS, CIRCUITS & COMMUNICATION SYSTEMS | 2017年 / 403卷
关键词：
D O I：
10.1007/978-981-10-2999-8_5
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：55 / 68
页数：14
相关论文
共 50 条
  • [21] Scan FF reordering for test volume reduction in chiba-scan architecture
    Chiba University, Japan
    不详
    IPSJ Trans. Syst. LSI Des. Methodol., (140-149): : 140 - 149
  • [22] On Reduction of Deterministic Test Pattern Sets
    Eggersgluess, Stephan
    Milewski, Sylwester
    Rajski, Janusz
    Tyszer, Jerzy
    2021 IEEE INTERNATIONAL TEST CONFERENCE (ITC 2021), 2021, : 260 - 267
  • [23] Test Data Compression and Power Reduction Using Similarity Based Reordering Technique for Wireless Systems
    R. HariKumar
    B. Manjurathi
    Wireless Personal Communications, 2016, 90 : 713 - 728
  • [24] Artificial Intelligence Approach to Test Vector Reordering for Dynamic Power Reduction During VLSI Testing
    Roy, Sudip
    Sen Gupta, Indranil
    Pal, Ajit
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 314 - 319
  • [25] On test vector reordering for combinational circuits
    El-Maleh, AH
    Osais, YE
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 772 - 775
  • [26] Test Data Compression and Power Reduction Using Similarity Based Reordering Technique for Wireless Systems
    HariKumar, R.
    Manjurathi, B.
    WIRELESS PERSONAL COMMUNICATIONS, 2016, 90 (02) : 713 - 728
  • [27] Reordering of Test Vector Using Artificial Intelligence Approach for Power Reduction during VLSI Testing
    Anitha, K. P.
    Paramasivam, K.
    RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 113 - +
  • [28] Bounded Reordering in the Distributed Test Architecture
    Hierons, Robert M.
    Merayo, Mercedes G.
    Nunez, Manuel
    IEEE TRANSACTIONS ON RELIABILITY, 2018, 67 (02) : 522 - 537
  • [29] Layout-Aware Fast Bridge/Open Test Generation by 2-Step Pattern Reordering
    Arai, Masayuki
    Inuyama, Shingo
    Iwasaki, Kazuhiko
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (12): : 2262 - 2270
  • [30] Exploiting Access Pattern Characteristics for Join Reordering
    Schubert, Nils L.
    Grulich, Philipp M.
    Zeuch, Steffen
    Markl, Volker
    19TH INTERNATIONAL WORKSHOP ON DATA MANAGEMENT ON NEW HARDWARE, DAMON 2023, 2023, : 10 - 18
12345