A low-power and high-speed D flip-flop using a single latch

被引：1

作者：

Chang, RC ^{[1
]}

Hsu, LC ^{[1
]}

Sun, MC ^{[1
]}

机构：

[1] Natl Chunghsing Univ, Dept Elect Engn, Taichung 40227, Taiwan

来源：

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2002年 / 11卷 / 01期

关键词：

D O I：

10.1142/S0218126602000239

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel low-power and high-speed D flip-flop is presented in this letter. The flip-flop consists of a single low-power latch, which is controlled by a positive narrow pulse, Hence, fewer transistors are used and lower power consumption is achieved. HSPICE simulation results show that power dissipation of the proposed D flip-flop has been reduced up to 76%. The operating frequency of the flip-flop is also greatly increased.

引用

页码：51 / 55

页数：5

共 50 条

[21] High Speed Low Power Dual-Edge Triggered D flip-flop
Shandilya, Rahul
Sharma, Rk
[J]. PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2), 2017,
[22] High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop
Shaikh, Jahangir
Rahaman, Hafizur
[J]. 2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
[23] FGMOS flip-flop for low-power signal processing
Cisneros-Sinencio, Luis F.
Diaz-Sanchez, Alejandro
Ramirez-Angulo, Jaime
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (12) : 1683 - 1689
[24] High-performance and low-power conditional discharge flip-flop
Zhao, PY
Dakwish, TK
Bayoumi, MA
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (05) : 477 - 484
[25] A scan Flip-Flop for low-power scan operation
Tsiatouhas, Yiorgos
Arapoyanni, Angela
Skias, Dionisis
[J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 439 - +
[26] An ultra low-power output feedback flip-flop
Phyu, MW
Goh, WL
Yeo, KS
[J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 341 - 344
[27] Design & Implementation of High Speed Low Power Scan Flip-Flop
Janwadkar, Sudhanshu
Kolte, Mahesh T.
[J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2010 - 2014
[28] Low power double edge-triggered flip-flop using one latch
Strollo, AGM
Napoli, E
Cimino, C
[J]. ELECTRONICS LETTERS, 1999, 35 (03) : 187 - 188
[29] Hybrid Latch Flip-Flop with improved power efficiency
Nedovic, N
Oklobdzija, VG
[J]. 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 211 - 215
[30] A novel high-speed flip-flop circuit using RTDs and HEMTs
Matsuzaki, H
Itoh, T
Yamamoto, M
[J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 154 - 157

← 1 2 3 4 5 →