Power Delivery Exploration Methodology Based on Constrained Optimization

被引:3
|
作者
Bairamkulov, Rassul [1 ]
Xu, Kan [1 ]
Popovich, Mikhail [2 ]
Ochoa, Juan S. [3 ]
Srinivas, Vaishnav [3 ]
Friedman, Eby G. [1 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, 601 Elmwood Ave, Rochester, NY 14627 USA
[2] Google Inc, Platforms Dept, Mountain View, CA 94043 USA
[3] Qualcomm Corp, QCT, San Diego, CA 92121 USA
基金
美国国家科学基金会;
关键词
Optimization; Integrated circuit modeling; Measurement; System-on-chip; Integrated circuit interconnections; Load modeling; Impedance; Design methodology; design optimization; power quality; power system modeling; system-on-chip; time to market; NETWORK; IMPLEMENTATION; ENERGY;
D O I
10.1109/TCAD.2019.2925397
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The conventional power network design process requires iterative modifications to the existing power network to eliminate hot spots and to converge to target impedance parameters. At later stages in the IC design process, this procedure may require significant time and human resources due to the limited flexibility to accommodate necessary changes. Power delivery exploration during early stages of the design process may bring considerable savings to the system development effort. The number of iterations may be greatly reduced by choosing the initial parameters sufficiently close to the optimum. This paper presents a power delivery exploration framework based on constrained global optimization. The power network parameters are estimated at early stages of the development process, while considering both electrical and nonelectrical factors, such as area and cost. A Laplace transform-based circuit simulator is described that is well suited for optimization purposes due to the high computational efficiency when a large number of iterations is required. The proposed framework has been applied to the distribution of voltage domains in a large scale complex integrated system, while minimizing the cost of the decoupling capacitor placement. The optimal number of voltage rails are determined, demonstrating an approximately 40% lower on-chip area than alternative solutions.
引用
收藏
页码:1916 / 1924
页数:9
相关论文
共 50 条
  • [21] An Optimal Power Methodology through Constrained Register Sharing
    Wan, Liu
    Lin, Chi-Ho
    Song, Su-Yeon
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 296 - 297
  • [22] Improved Constrained Ordinal Optimization for Simulation-Based Constrained Optimization
    Jia, Qing-Shan
    PROCEEDINGS OF THE 48TH IEEE CONFERENCE ON DECISION AND CONTROL, 2009 HELD JOINTLY WITH THE 2009 28TH CHINESE CONTROL CONFERENCE (CDC/CCC 2009), 2009, : 2315 - 2320
  • [23] An Automated Power Estimation and Optimization Methodology
    Namin, Shoaleh Hashemi
    Muscedere, Roberto
    Wu, Huapeng
    Ahmadi, Majid
    2015 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2015,
  • [24] Response surface methodology based simulation optimization of a CONWIP controlled dual resource constrained system
    Gokalp Yildiz
    Semra Tunali
    The International Journal of Advanced Manufacturing Technology, 2008, 36 : 1051 - 1060
  • [25] Response surface methodology based simulation optimization of a CONWIP controlled dual resource constrained system
    Yildiz, Gokalp
    Tunali, Semra
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2008, 36 (11-12): : 1051 - 1060
  • [26] Safe Exploration and Optimization of Constrained MDPs Using Gaussian Processes
    Wachi, Akifumi
    Sui, Yanan
    Yue, Yisong
    Ono, Masahiro
    THIRTY-SECOND AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE / THIRTIETH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE / EIGHTH AAAI SYMPOSIUM ON EDUCATIONAL ADVANCES IN ARTIFICIAL INTELLIGENCE, 2018, : 6548 - 6555
  • [27] Transmitter Optimization for Per-Antenna Power Constrained Multi-Antenna Downlinks: An SLNR Maximization Methodology
    Shen, Hong
    Xu, Wei
    Swindlehurst, A. Lee
    Zhao, Chunming
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2016, 64 (10) : 2712 - 2725
  • [28] Integration methodology of different software tools for constrained optimization of structures
    Gil, L
    Andreu, A
    Blanco, E
    COMPUTERS & STRUCTURES, 2004, 82 (20-21) : 1639 - 1647
  • [29] A low-power logic optimization methodology based on a fast power-driven mapping
    Roy, S
    Arts, H
    Banerjee, P
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 175 - 181
  • [30] SECURITY CONSTRAINED OPTIMIZATION OF POWER SYSTEMS.
    Khan, M.A.
    Pai, M.A.
    1975,