Study on a Scaling Length Model for Tapered Tri-Gate FinFET Based on 3-D Simulation and Analytical Analysis

被引:32
|
作者
Ko, Myung-Dong [1 ]
Sohn, Chang-Woo [1 ]
Baek, Chang-Ki [2 ]
Jeong, Yoon-Ha [1 ]
机构
[1] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 790784, South Korea
[2] Pohang Univ Sci & Technol, Dept Creat IT Engn, Pohang 790784, South Korea
关键词
3-D Poisson's equation; non-Cartesian mesh; scaling length; short-channel effects (SCEs); tapered fin; tri-gate FinFET; SOI;
D O I
10.1109/TED.2013.2272789
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A compact scaling length model for tapered Tri-gate fin field-effect transistors (FinFETs) is presented based on a 3-D simulation and an analytic potential model. Short-channel effects (SCEs) of rectangular FinFETs can be controlled by designing the fin width, fin height, and gate length to satisfy scaling theory. Tapered FinFETs have a fin top width shorter than the fin bottom width, and they show a different dependence of subthreshold behaviors and SCEs compared to rectangular FinFETs. The proposed scaling length model for tapered FinFETs, expressed as a function of fin bottom width, fin height, and tapering angle, is presented based on the 3-D Poisson's equation and a non-Cartesian mesh. The dependence of the subthreshold behaviors of tapered FinFETs calculated with the proposed model is compared with that of rectangular FinFETs. We found that longer fin bottom widths and fin heights of tapered FinFETs can be designed by applying the proposed scaling length model for the scaling parameter.
引用
收藏
页码:2721 / 2727
页数:7
相关论文
共 50 条
  • [1] 3-D Analytical Modeling of Gate Engineered Tri-gate SON MOSFET
    Banerjee, Pritha
    Mahajan, Aman
    Sarkar, Subir Kumar
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 437 - 440
  • [2] Modeling, Simulation and Performance Analysis of Drain Current for Below 10 nm Channel Length Based Tri-Gate FinFET
    Suparna Panchanan
    Reshmi Maity
    Srimanta Baishya
    Niladri Pratap Maity
    Silicon, 2022, 14 : 11519 - 11530
  • [3] Modeling, Simulation and Performance Analysis of Drain Current for Below 10 nm Channel Length Based Tri-Gate FinFET
    Panchanan, Suparna
    Maity, Reshmi
    Baishya, Srimanta
    Maity, Niladri Pratap
    SILICON, 2022, 14 (17) : 11519 - 11530
  • [4] A Surface Potential and Drain Current Model for Tri-Gate FinFET: Analysis of Below 10nm Channel Length
    Panchanan, Suparna
    Maity, Reshmi
    Maity, N. P.
    2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 181 - 184
  • [5] FinFET design considerations based on 3-D simulation and analytical modeling
    Pei, G
    Kedzierski, J
    Oldiges, P
    Ieong, M
    Kan, ECC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) : 1411 - 1419
  • [6] Full-band particle-based analysis of device scaling for 3D tri-gate FETs
    Chiney P.
    Branlard J.
    Aboud S.
    Saraniti M.
    Goodnick S.
    Journal of Computational Electronics, 2005, 4 (1-2) : 45 - 49
  • [7] Analytical threshold voltage model with TCAD simulation verification for design and evaluation of tri-gate MOSFETs
    Jin, Yawei
    Zeng, Chang
    Ma, Lei
    Barlage, Doug
    SOLID-STATE ELECTRONICS, 2007, 51 (03) : 347 - 353
  • [8] A 3D analytical modeling of tri-gate tunneling field-effect transistors
    Marjani, Saeid
    Hosseini, Seyed Ebrahim
    Faez, Rahim
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) : 820 - 830
  • [9] A 3D analytical modeling of tri-gate tunneling field-effect transistors
    Saeid Marjani
    Seyed Ebrahim Hosseini
    Rahim Faez
    Journal of Computational Electronics, 2016, 15 : 820 - 830
  • [10] 3-D Analytical Modeling of Dual-Metal Front-Gate Stack Tri-Gate SON-TFET with Graded Channel Engineering
    Dash, Dinesh Kumar
    Saha, Priyanka
    Mahajan, Aman
    Sarkar, Subir Kumar
    2017 IEEE CALCUTTA CONFERENCE (CALCON), 2017, : 199 - 204